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Several fabrication techniques for surface micromachined 3-D structures have been 
developed for RF components.  The fabrication techniques all have in common the use of 
epoxy patterning and subsequent metallization.  Techniques and structures such as 
embedded conductors, epoxy-core conductors, a reverse-side exposure technique, a 
multi-exposure scheme, and inclined patterning are presented. The epoxy-core conductor 
technique makes it easy to fabricate high-aspect-ratio (10-20:1), tall (~1mm) RF 
subelements as well as potentially very complex structures by taking advantage of 
advanced epoxy processes. To demonstrate feasibility and usefulness of the developed 
fabrication techniques for RF applications, two test vehicles are employed. One is a 
solenoid type RF inductor, and the other is a millimeter wave radiating structure such as a 
W-band quarter-wavelength monopole antenna. The embedded inductor approach 
provides mechanical robustness and package compatibility as well as good electrical 
performance. An inductor with a peak Q-factor of 21 and an inductance of 2.6nH at 
4.5GHz has been fabricated on a silicon substrate. In addition, successful integration with 
a CMOS power amplifier has been demonstrated. A high-aspect-ratio inductor fabricated 
using epoxy–core conductors shows a maximum Q-factor of 84 and an inductance of 
1.17nH at 2.6GHz on a glass substrate with a height of 900 µm and a single turn. 
Successful W-band monopole antenna fabrication is demonstrated. A monopole with a 
height of 800 µm shows its radiating resonance at 85 GHz with a return loss of 16 dB. 
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In addition to the epoxy-based devices, an advanced tunable ferroelectric device 
architecture is introduced.  This architecture enables a low-loss conductor device; a 
reduced intermodulation distortion (IMD) device; and a compact tunable LC module. A 
single-finger capacitor having a low-loss conductor with an electrode gap of 1.2µm and 
an electrode thickness of 2.2µm (1.8:1 gap aspect ratio) has been fabricated using a 
reverse-side exposure technique, showing a tunability (T=100×(C0-Cbias)/C0) of 33% at 
10V. It shows an improved Q-factor of 21.5 compared with that of a 0.2µm thick 
capacitor, which shows a Q-factor of 9.3. Reduced IMD capacitors consist of wide RF 
gaps and narrowly spaced high resistivity electrodes with a gap of 2µm and a width of 
2µm within the wide gap. A 14 µm gap and a 20 µm gap capacitor show improved IMD 
performance compared to a 4 µm gap capacitor by 6 dB and 15 dB, respectively, while 
the tunability is approximately 21 % at 30 V for all three devices due to the narrowly 
spaced multi-pair high resistivity DC electrodes within the gap. Finally, a compact 
tunable LC module is implemented by forming the narrow gap capacitor in an inductor 
shape. The resonance frequency of this device is variable as a function of DC bias and a 
frequency tunability of 1.1 %/V is achieved.  The RF components developed in this thesis 
illustrate the usefulness of the application of micromachining technology to this 
application area, especially as frequencies of operation of RF systems continue to 














During the past decade, the wireless communication world has increasingly 
exploited integration technologies. Advanced integration technologies for radio 
frequency (RF) systems make wireless products more compact, lighter, smaller, and more 
cost-effective, while their performance remains the same or is even better.  
One approach to RF system integration is to build all the RF systems on a single 
chip; this is called system-on-a-chip (SOC). While the starting point of SOC technology 
is based on advances in integrated circuit (IC) fabrication, its full realization requires in-
depth expertise across a variety of disciplines as well as the knowledge to successfully 
integrate these disciplines, including an optimization in architecture, design, and 
fabrication.  
From the fabrication point of view, the integration of active components in RF 
systems has paralleled the rapid progress of IC technology, resulting in the fact that the 
active components of RF systems currently occupy only a small fraction of board real 
estate.  However, passive components have not advanced in a similar manner, in part 
because of geometrical scaling limitations governed by operating frequency; and in part 
 
2 
by the lack of mature fabrication technologies for high quality factor (Q-factor) passive 
integration. Currently, the integration of passive components has become a bottleneck for 
further miniaturization and performance improvements in RF systems.  
An approach to provide feasible integrated passive components is to adopt an 
advanced 3-D microelectromechanical systems (MEMS) fabrication technology to build 
RF components, by which we can expect to have RF devices with superior performance 
to that of conventional counterparts, while simultaneously reducing the total area required 
for the system. In addition, application of the 3-D MEMS technologies is not limited to 
RF passive components, but can be extended to the fabrication of integrable radiating 
structures such as millimeter wave antennas, in which the required structure dimension is 
in the size range of the structures achievable using 3-D MEMS technologies.  
In this thesis, advanced micromachined 3-D fabrication technologies and 
architectures for RF components are introduced and their applications to both fixed and 
tunable passive components, as well as radiating structures, are demonstrated.  
 
1.1. Passive Components for RF Communication Systems 
 
In order to more clearly illustrate the type, number, and location of passive 
components in typical RF systems, a system-level schematic of a generic wireless RF 
communication system (a typical superheterodyne transceiver) is shown in Figure 1.1 [1]. 
While several constituent components such as low noise amplifiers, power amplifiers, 
mixers, and modulators are integrated using an integrated circuit transistor technology 
such as silicon bipolar, CMOS, GaAs, or SiGe technology, most of passive components 
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in the shaded areas of Figure 1.1 are in general excluded from the integration. Passives 
such as inductors, capacitors, or variable inductors used for various filters, frequency 
controlling devices, matching circuits, or loads are usually connected to the board as off-
chip devices using flip-chip bonding or wirebonding techniques, taking a large portion of 
available real-estate and producing large parasitics.  
Figure 1.2a shows a circuit board design example of a cellular phone handset, where 
only 10 % of the components are active out of a total of 375 components [2]. The 
remaining components consist mainly of mostly discrete inductors, capacitors, and 
resistors. The board is divided into two parts: a baseband section and a radio section. In 



























Figure 1.1. System-level schematic of a typical superheterodyne wireless transceiver [1]. 
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1.2b. Clearly, it is necessary to develop integration techniques for passive components to 
achieve ultracompact, cost effective RF wireless systems.  
Several technology development guidelines for integrated passive components are 
available from the literature. Figure 1.3 shows a portion of potential solutions applicable 
to integrated passive devices, as provided by the International Technology Roadmap for 
Semiconductors (ITRS) 2001 and 2003 [3]. Copper is considered as a good conductor 
material due to its low electrical resistivity and low material cost. While silicon dioxide 
(SiO2) and silicon nitride (Si3N4) are currently used as standard dielectric layers for 
integrated capacitors, tantalum oxide (Ta2O3), barium strontium titanate (BST: Ba1-
xSrxTiO3), and piezoelectric materials are being developed as potential solutions because 
of their high dielectric constant and low dielectric loss. For the integrated inductor, spiral, 
 
          (a)           (b)  
Figure 1.2. Example design of a cellular telephone: (a) Print wiring board (PWB) of inside 
cellular phone; (b) Multi-chip-module (MCM) layout of the radio part [2]. 
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toroidal/solenoidal, or transformer approaches are available and 3-D counterparts using 
MEMS technologies are being developed for high-Q and low parasitic performance.  
The ITRS is also providing a technology requirement roadmap for transceivers in the 
frequency range of 0.8-10 GHz. The requirements for RF passives are summarized in 
Table 1-1 with regard to three circuit blocks: voltage controlled oscillators (VCOs), 
filters and bypass components, and power amplifiers (PAs). Even though passive 
requirements vary with application, general requirements can be extracted. For example, 
Q-factor requirements of inductors are expected to be 10 to 30 in next 15 years. 
Capacitance density requirements are varying from 0.6 fF/µm2 and 33 fF/µm2 according 
    
Figure 1.3. Potential solutions for integrated passive devices provided from The 
International Technology Roadmap for Semiconductors 2001 [3]. 
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to specific applications and time frame. Tunable capacitors used in VCO require their 
tunability (Cmax/Cmin) of 3.5 and their Q-factor of 30 to 70.  
Examples of tunable capacitor usage in RF wireless applications include tunable 
band-select filters for wireless communications, phase shifters for electronic scanning of 
antennas, tunable radiating devices for different frequency selection, and tunable LC 
circuits for RF impedance matching. Development of low-cost, tunable capacitors will 
enhance their usage for a variety of commercial and military systems.  
Recent research shows nonlinear dielectric, and superconducting perovskite oxide 
materials such as strontium titanate (STO), barium titanate (BTO), and barium strontium 
titanate (BST) can be used for high RF performance tunable devices with low-cost, 
reduced size, and light weight. From the materials science point of view, extensive efforts 
have been continuously exerted to understand the tuning and loss mechanism in various 
materials at high frequencies, and improve the material quality. From the RF device 
implementation point of view, new devices are continuously reported; however, further 
efforts for advanced architectural improvements of tunable capacitors are still required. 
For example, in a tunable device using electric field for tuning, a conventionally narrow 
gap architecture can be used for large tuning at low tuning voltage; however, the narrow 
gap device is susceptible to undesirable self-modulation effects when the input RF signal 
is in the range of the tuning bias level. To reduce this intermodulation effect while 
simultaneously maintaining low tuning voltage, a new architecture is required. Also, an 
architecture for a compact LC module can be obtained by combination of a tunable 





Table 1-1. 0.8-10GHz transceiver technology requirements [3] 
 Year 2003 2004 2005 2006 2007 2008 2009 2012 2015 2018 
Inductor  
Q (5GHz) 15 16 17 19 20 22 24 26 28 30 
Varactor  
Tuning* 3.5 3.5 3.5 3.5 3.5 3.5 3.5 3.5 3.5 3.5 
VCO 












Ind. Q 15 15 15 25 25 25 25 30 30 30 
Cap. Q >100 >100 >100 >100 >100 >100 >100 >100 >100 >100 
By C Den 
[fF/µm2]# 
0.6 0.6 0.6 2 2 2 2 2 2 2 
RF C Den 
[fF/µm2]## 




Ind. Q 10 10 10 14 14 14 14 18 18 18 
Cap. Q >100 >100 >100 >100 >100 >100 >100 >100 >100 >100 
By C Den 
[fF/µm2]# 
2 4 4 20 20 30 30 40 40 40 
Power 
Amp. 
RF C Den 
[fF/µm2]## 
2 4 4 6 6 8 8 10 20 20 
*Tuning is defined as Cmax/Cmin. 
# By C Den stands for bypass capacitor density, where bypass capacitor connected between Vdd (or Vcc) 
and ground. Capacitor breakdown voltage must be rated for appropriate power amplification function. 
##RF C Den stands for RF capacitor density, where capacitor used for all other functions (matching, 










1.2. Millimeter Wave Antennas 
 
For the last three decades, substantial progress in millimeter wave antennas has been 
made for use in a wide range of applications such as radio astronomy, radar, imaging, or 
communication systems [4, 5]. These antennas include wire antennas (dipoles, 
monopoles, Yagi-Uda antennas, loops, etc.), patch antennas (microstrips, patch 
resonators, etc.), aperture antennas (rectangular horns, circular apertures, etc.), reflector 
antennas (parabolic reflectors, corner reflectors, etc.), and end-fire antennas (Vivaldi, 
tapered slots etc.) [6]. Advanced millimeter wave systems would benefit from having 
these radiating elements integrated with transmitting or receiving circuits on the same 
substrates in a monolithic form; such systems have the advantages of compactness, 
portability, and low-cost in mass production.  
Among the various antenna schemes, a planar printed circuit antenna has been used 
for monolithic millimeter wave systems as a promising candidate because of its low 
profile, light weight, conformability, low-cost, and ease of manufacture [7]. However, the 
patch antennas on thick dielectric substrates suffer from severe degradation of the 
electrical performance due to surface waves, mutual coupling, and dielectric loss of the 
substrate. There have been efforts to reduce substrate effects, including thinning the 
substrates [8, 9], and building very thin dielectric layers [10].  
On the other hand, while non-planar structures must have potential usage in 
millimeter wave applications, vertical implementation of those structures has not been 
massively reported yet. This is due in part because the integrable fabrication of such 
nonplanar devices is not easy and not cost-effective due to lengthy fabrication steps or 
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assembly requirements. If an easy and efficient way for 3-D millimeter wave structure 
fabrication is established, it would provide an alternative to the planar surface patch type 
antenna or at least give additional degrees of freedom in designing and implementing the 
millimeter wave antennas. For example, a monopole antenna vertically standing on the 
substrate suffers less from substrate modes when compared to patch antennas since it is 
radiating the electromagnetic wave directly through the air. Dipoles or microstrips lifted 
from the substrate could be accomplished with 3-D fabrication technology, by which no 
or reduced substrate interaction or loss is involved. Great potential is expected with 3-D 




This research focuses on the development of advanced architectures and MEMS 
fabrication technologies for the realization of advanced passive elements for compact RF 
systems. The objectives of this research are carried out by means of three research 
vehicles: integrable RF inductors, integrable variable capacitors, and integrable 
millimeter wave antennas.  
The first objective is to develop high-Q, reduced-substrate-dependence, integrable 
RF inductors. A solenoid type architecture is adopted, by which magnetic coupling to the 
substrate, leading to eddy current loss could be reduced compared to the conventional 
spiral type since the magnetic flux of the solenoid geometry is parallel to the substrate. 
Therefore, it has little interaction with the substrate compared to the spiral inductor, in 
which the flux is directed perpendicular to the substrate, resulting in large interaction and 
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resultant eddy current loss. Fabrication technologies for 3-D solenoid structures are 
developed. Feasibility and usefulness of developed fabrication schemes will be verified 
by fabricating and testing devices. Also, integration of these structures with CMOS 
circuitry is discussed.  
The second is to develop high performance tunable RF capacitors from the 
viewpoints of the tunability, high-Q, and suppression of intermodulation distortion (IMD) 
inherent in tuning devices using nonlinear characteristics. Barium strontium titanate 
(BST) is employed as a dielectric material because of its high dielectric constant and its 
electric field dependent permittivity. A fabrication technique for high-Q gap capacitors 
and a reduced IMD architecture are developed. Concepts and architectures are verified 
with device fabrication and tests.  
The third is to develop 3-D integrable millimeter wave radiating structures by which 
integrable, less-substrate-dependent antennas can be achieved. In addition, the developed 
3-D structure fabrication technology is adding another degree of freedom for designing 
and fabricating millimeter wave and terahertz radiating systems, as most current 
integrated antennas are still limited to low-profile planar patch antennas. Feasibility and 




This thesis consists of a total of six chapters including this introduction chapter. In 
Chapter 2, RF passive components reported by other researchers are reviewed; such 
components include RF inductors, RF capacitors (and variable capacitors), and 
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micromachined millimeter wave structures. Chapter 3 describes fabrication technologies 
developed for 3-D structures. These include embedded conductors in polymer, polymer 
core conductors, reverse-side exposure technique through a transparent substrate, a multi-
exposure technique, and inclined patterning. Chapter 4 discusses two of the major 
architectures developed in this thesis. One is an architecture which enables 
intermodulation distortion (IMD) reduction in ferroelectric tunable RF capacitors. The 
other is a compact tunable LC module. Chapter 5 shows six applications of RF 
components implemented by the techniques developed in previous chapters.  These 
applications include two inductors, embedded inductors and high-aspect-ratio inductors 
using epoxy core conductors; two tunable capacitors, ferroelectric gap capacitors with 
low-loss conductors and reduced IMD capacitors; tunable LC resonators; and a W-band 
monopole antenna. The thesis is concluded in Chapter 6 with a summary and discussion 
of future work. The overall thesis structure, where related technologies and applications 
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REVIEW OF RF PASSIVES 
 
2.1. RF Inductors 
 
In general, there are two on-chip inductor architectures which have been widely 
utilized in previous work: a spiral type inductor and a solenoid type inductor. Early 
investigation of fabricating large spiral inductors on silicon substrates in the ’60s [11] led 
to the conclusion that poor performance at high frequency (due to large parasitic 
capacitances limiting its self-resonance frequency and large substrate loss which lowers 
its Q-factor because of spreading substrate resistance) would preclude their use. Interest 
in spiral inductors was revitalized when semi-insulating GaAs substrates, which have 
lower loss at high frequency, began to be used in high frequency applications [12, 13].  
While GaAs substrates have been extensively used for RF circuits for several 
decades, they are expensive compared to silicon, thereby inducing researchers to consider 
cost-effective alternatives. Recent advances in silicon IC technology enabled its use in 
the high-frequency application, while maintaining its low-cost merits and advanced 
digital circuitry development. However, these lossier substrates required the use of new 
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techniques for integrated inductors to be successful.  Substrate coupling and loss could be 
reduced with the help of a thick oxide isolation process and relatively small coupling area 
from reduced metal pitch and width.  
In the early ’90s, Nguyen et al. reported on-chip spiral inductors with an inductance 
of 10 nH and a Q-factor of 3~8 in the range of 1 GHz for LC passive filters using a 
silicon bipolar process as shown in Figure 2.1a [14]. Craninckx et al. reported a hollow 
spiral at 1.8GHz for a CMOS VCO application [15]. Yue et al. reported Q-factor 
improvement of a spiral inductor with a patterned ground shield inserted between the 
inductor and silicon substrate to reduce substrate coupling and eddy current loss in 
standard CMOS processes as shown in Figure 2.1c [16]. In some cases, for improved 
inductor performance, spiral inductors based on silicon IC processes were accompanied 
by bulk substrate etching in Figure 2.1b [17, 18], geometry optimization [19], thick add-
on isolation with copper metallization [20], or the introduction of a large air gap between 
inductor and substrate in Figure 2.1d [21]. The goal was to reduce its substrate effects, 
which led to a Q-factor in the range of 10 to 25 in the low GHz range. 
Integrated solenoid inductors, a differing geometry, were not researched until the 
mid-’90s, even though most conventional macro-scale magnetic components were 
solenoid type inductors and the theories related to the solenoid structure were well-
developed. A major reason for its not being used earlier is that a solenoid type inductor is 
a three-dimensional (3-D) structure and it was not easy to implement with conventional 
integrated circuit techniques. However, with improvements in microelectromechanical 
systems (MEMS) fabrication technology, 3-D structures can be realized more easily. 
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Therefore, in the past few years, great advances in integrated solenoid inductors have 
been observed.  
Kim and Allen reported a surface micromachined solenoid inductor with an air core 
for RF applications in 1998 in Figure 2.2a [22]. The highest Q-factor was approximately 
60 on an alumina substrate. Yoon et al. reported surface micromachined solenoid 
      
(a)      (b) 
 
 
     
(c)      (d) 
 
Figure 2.1. Integrated spiral inductors: (a) On-chip spiral inductor, Nguyen et 
al. UC Berkeley, 1990 [14]; (b) Silicon substrate bulk etching, Chang et al. 
UCLA, 1993 [17]; (c) Patterned ground shield, Yue et al. Stanford, 1998 [16]; 
(d) Large air gap spiral inductor, Park et al. Georgia Tech, 1999 [21].  
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inductors on silicon and on glass with a Q-factor of 16.7 and 25.1, respectively in Figure 
2.2b [23]. Joung et al. demonstrated a high aspect ratio solenoid type inductor using an 
electroplating bonding technique on a printed wiring board (PWB) and reported a Q-
factor of 70 in Figure 2.2c [24]. The integrated solenoid approaches with high RF 
performance, and with less sensitivity to the substrates on which they are fabricated are 
considered as a very promising approaches for integrated RF inductors.  
There were other more exotic approaches to obtain high Q inductors, such as pop-up 
inductors, which are fabricated in-plane as spiral inductors and erected using magnetic 
force [25] or surface tension [26] to reduce substrate effects, and a self-assembled out-of-
plane inductor using a stress-engineered thin film [27].  
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Figure 2.2. Integrated solenoid inductors: (a) Solenoid inductor air gap 
between the substrate and the coil, Kim  et al. Georgia Tech, 1998 [22]; (b) 
Solenoid inductor on Si, Yoon et al. KAIST Korea, 1999 [23]; (c) Solenoid 




2.2. Tunable RF Capacitors 
 
Electrically tunable capacitors in the microwave frequency range have been under 
development for more than 60 years. Their development was greatly enhanced by the 
advent of solid-state devices initiated by the discovery of the bipolar junction transistor in 
1948 [28, 29]. Afterward, the solid-state varactor diode was predominantly used in radio 
frequency integrated circuit (RFIC) applications as shown in Figure 2.3a [30, 31]. While 
the varactor diode is a mature technology, it suffers from relatively high loss in the RF 
frequency range and junction noise resulting from electron/hole collisions [32]. In 
addition, its power handling capability is quite limited because of its low breakdown 
voltage. The disadvantages of the diode varactor have spurred the appearance of 
alternative variable capacitor technologies during the last decade. One promising 
technology is a ferroelectric thin-film variable capacitor.  
Among the various ferroelectric materials, barium strontium titanate (BST: Ba1-
xSrxTiO3) is one of the more popular materials for RF varactors as well as for DRAM 
capacitors [33]. In particular, thin-film BST has several attractive properties for RF 
applications [34, 35]. First, BST has an electric-field-dependent permittivity; thus, it can 
be used as a voltage tunable capacitor, which can be applied to various microwave 
devices, such as voltage-controlled oscillators (VCO), tunable filters, phase shifters [36], 
frequency multipliers, and mixers, as shown in Figure 2.3b. Second, it has a high 
dielectric constant at room temperature and is useful for a highly integrated memory 
capacitor, a small-area bypass capacitor, or a dielectric layer for MEMS switches. Third, 
it exhibits high breakdown voltage (typically 3×106V/cm) and presents a large power 
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handling capability for RF applications.  Extended properties include its fast field 
response, potentially low dielectric loss, and low fabrication cost. For these reasons, 
BST-based tunable capacitors have been extensively investigated in order to take 
advantage of these superior performance characteristics.  
Another type of variable capacitor using MEMS technology has also been reported 
for RF applications as shown in Figure 2.3c [37 - 40]. While a MEMS variable capacitor 
typically shows high Q-factor (low RF loss), good power handling capability, and good 
intermodulation distortion (IMD) property, it also exhibits undesirable features such as a 
need for high control voltage, slow tuning speed, and usually a requirement for vacuum 
packaging. York et al. compared three competitive variable capacitor technologies for 
microwave and mm-wave circuits: a GaAs based diode varactor, a thin film BST variable 
capacitor, and a MEMS variable capacitor [35]. The results are shown in Table 2-2.  
 
Table 2-2. Comparison of varactor technologies for microwave and mm-wave circuits 
[35] 
 GaAs BST MEMS 
Tunability (at high 
Q) 
High (4:1 typical) Moderate (2-3:1) Low (<1.5:1) 
RF Loss (Q) Moderate (Q<60 typ) Moderate(Q<30 current) Very Good (Q<200)
Control Voltage <20V (unipolar) 10-20V (bipolar) 50-100V (bipolar) 
Tuning Speed Fast Fast Slow 
Power Handling Poor Excellent Excellent 
IMD Poor Poor Excellent 
Packaging Hermetic ?? Vacuum 





There are advantages and disadvantages for each technology and thus the choice of 
technology depends on specific applications. For example, a BST variable capacitor 
could take advantage of its fast continuous tuning at a low bias voltage for a phase shifter 







Figure 2.3. Variable capacitors: (a) Gate PIN diode on SOI, Hui et al. Hong Kong 
Univ. , 1998 [31]; (b) BST tunable capacitor on sapphire, Kim et al. Georgia 
Tech, 2002 [36]; (c) MEMS tunable interdigitated tunable capacitor, Borwick et 
al. Rockwell Scientific, 2003 [40].  
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frequency conversion devices, such as frequency multipliers or upconverters. These 
applications would not be achieved by relatively slow MEMS variable capacitors. 
Meanwhile, the nonlinearity for frequency conversion would be a drawback for linear 
components, such as a phase shifter resulting from intermodulation distortion (IMD). 
This issue will be discussed later, where an architecture to reduce IMD without losing its 
tunability at low bias voltage will be proposed. A BST variable capacitor benefits from 
high power handling capability from its high breakdown voltage, which is not the case 
with a GaAs varactor. On the other hand, a BST variable capacitor does not seem to be 
appropriate for high Q-factor applications, such as a narrowband tunable filter or a phase 
shifter with low loss, at least in current material quality.   
The dielectric properties of deposited BST depend on several factors, such as 
deposition and anneal temperature, composition, crystallinity, film thickness, etc. [41, 42]. 
Also, there are various deposition methods for thin-film BST, such as RF-sputtering [43], 
metal organic chemical vapor deposition (MOCVD) [34], combustion chemical vapor 
deposition (CCVD) [44], sol-gel [45], pulsed laser ablation [46] etc. So far there does not 
seem to be a standard or best method for thin-film BST forming.  
For the variable capacitor applications of thin-film BST, geometrical optimization of 
electrode patterning as well as optimal material conditions should be determined to 
achieve high tuning with low electrical loss. A thick metallization process for a narrow 
gap capacitor for low RF loss and high tunability will be addressed in a later section.  
Also, a reduced IMD capacitor architecture with the BST variable capacitor will be 
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Twenty years later after Maxwell [48] formulated his electromagnetic equations, 
Hertz [49] experimentally verified the wave phenomena using a hertzian dipole. Since 
then, the dipole and the monopole antennas have been studied and utilized as the most 
elementary, but useful, antennas [50 - 53]. In millimeter wave applications, the dipole 
antennas and other microstrip antennas are implemented and analyzed as a planar printed 
circuit type on a dielectric substrate because of its low fabrication cost and ease of 
manufacture at the cost of electrical performance degradations due to surface waves or 
mutual coupling [54 - 56]. Much effort has been exerted to reduce the surface wave 
effects using micromachining processes, which includes suspending patch antennas on 
thin dielectric layers or close-spaced periodic holes [57, 58] and patch antennas on 
thinned substrates as shown in Figure 2.4a [59]. End-fire type antennas also have taken 
advantage of micromachining approaches. A linearly tapered slot antenna built on a thin 
dielectric layer has been reported [60] as shown in Figure 2.4b and a tapered slot antenna 
(TSA) fabricated using LIGA process combined with complete removal of part of the 
substrate has also been demonstrated [61] as shown in Figure 2.4c. As a waveguide type 
antenna, a horn antenna fabricated using a thick photolithography step has been reported 
[62] as shown in Figure 2.4d. However, the height of the structure is not sufficient to 
provide efficient performance such as might be expected from an antenna which is a 
quarter-wavelength or half-wavelength in height.  
The nominal vertical dimension required for millimeter wave applications is in the 
range of a few hundred micrometers to a few millimeters. Integrable and efficient 
fabrication techniques for these tall structures are quite challenging, and satisfactory 
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vertical implementation examples have not been widely reported yet. Efficient fabrication 
technology to achieve those tall structures will be discussed in the following chapter and 






(a)     (b) 
 
   
(c)     (d) 
Figure 2.4. Micromachined millimeter wave antennas: (a) Micromachined patch 
antennas having air cavity underneath patch antenna [59]; (b) Broken LTSA antenna 
integrated on a thin dielectric membrane [60]; (c) LIGA TSA with PMMA dielectric 








DEVELOPMENT OF FABRICATION TECHNIQUES 
FOR 3-D STRUCTURES 
 
The development of surface micromachined 3-D solenoid type inductors is a major 
portion of this research. As a starting point, much effort has been expended in the 
development of 3-D electrical conductors. Several techniques for complicated 3-D 
polymer structures and 3-D conductors are developed. These developed 3-D conductors 
are not only applied to the integrated inductor but also directly extended to much higher 
frequency applications such as integrated millimeter wave antennas. In fact, increase in 
operation frequency reduces the appropriate radiator size, which meets the dimensions 
feasible for the developed 3-D conductor technologies. These generic fabrication 
technologies are expected to contribute to a broad frequency range of RF applications.  
 
3.1.  Embedded Conductors in Polymer  
 
Metal vias are used for layer-to-layer electrical contacts in both the IC and MEMS 
industries. It becomes higher-aspect-ratio (height to width ratio) because the isolating 
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dielectric layers become thick to reduce capacitive coupling or other parasitics while the 
via width becomes narrow to increase integration density. It is imperative to develop an 
efficient fabrication process for interconnecting conductors. 
For the IC industry, IBM introduced the DAMASCENE process for multi-layer 
interconnects using copper electroforming through an oxide mold [63]. Conformal copper 
electrodeposition along with an uneven surface was performed, leaving an excess grown 
copper over the entire surface. This excess copper was finally removed by a chemical 
mechanical polishing (CMP) process. The oxide layers were intended to remain at the 
end of the process by which the process time was shortened and the remaining oxide 
layers provided mechanical stability to withstand later harsh packaging processes such as 
an injection molding process.  
In the MEMS area, high-aspect-ratio via fabrication techniques using UV 
lithography and plate-through-mold were applied to various electromechanical parts, such 
as gears [64], magnets [65], and RF inductors [22, 23]. In the plate-through-mold 
approach, the plating time is lengthened proportionally to the depth of the mold to fill. In 
addition, the mold is required to be removed after the plating, which prolonged the 
process time further. Moreover, removal of some polymeric molds such as polyimide or 
SU-8 often relies on expensive dry etching processes, which is not favorable, especially 
as the mold becomes thicker. 
In some micromachining applications, keeping the mold as a part of device or 
system is desirable as in the case of vias in IC chips discussed above. Keller et al. 
reported the HEXSIL process where molded poly silicon and molded metal in poly 
silicon were implemented using deeply etched silicon molds and conformal plating to 
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make micro tweezers or other actuators [66, 67]. They also used lapping and polishing 
processes to get rid of excess portion of metal or poly silicon. Cros and Allen reported a 
molded metal process in SU-8 for magnetic-cored spiral coils [68], where polymer was 
intended to remain after the process as part of the device. They used a conformal plating 
process but a wet etching step instead of polishing to remove the excess metal portion to 
avoid possible problems in polishing. For example, if the polishing process wore the 
excess metal unevenly, the early exposed part could experience further unevenness 
during polishing due to different mechanical properties of metal and the mold material. In 
the case of inorganic molds such as oxide or silicon, the mold material is more resistant 
to the polishing process than metal, thus metal has a little bit of recess in the end. But the 
recess is usually not significant. However, in the case of an organic mold such as polymer, 
it is much softer than metal and experiences a much greater recess, often resulting in 
distortion of the top metal pattern or delamination of the whole polymer layer due to the 
shear stress during polishing. Thus the chemical wet etching process was used. The 
etching process, however, contains a potential limit in patterning different-aspect-ratio 
conductors. The wet etching makes a great recess in the metal portion when the via 
opening size is large relative to the height. For a successful via process, an aspect ratio 
greater than 5 was recommended [68].  
In this section, another fabrication process for an embedded conductor in polymer is 
proposed, which is especially suitable for RF passive component fabrication. This 
embedded conductor fabrication uses an unusual plating technique of two plating 
processes simultaneously occurring: a conformal plating process through non-removable 
via mold and a conventional plate-through-mold process through removable upper 
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conductor mold. This process has several advantages. First, via conductors are embedded 
in the mold from which they are formed and the mold is not removed after structures are 
completed. This eliminates a long etching step for the mold removal, which simplifies the 
process. Also, the electroplating to fill up the via mold is carried out by conformal plating, 
which does not increase plating time with increased via height. Second, because the 
conductors are embedded in the mold, the resultant embedded conductor is mechanically 
strong and robust. This reduces microphonics as well as enables the complete devices out 
of this technique to survive subsequent electronic packaging processes (such as injection 
molding or other chip packaging treatments). Third, the fabrication is carried out at 
temperatures as low as 110°C, which makes it compatible with the CMOS process.  
 
3.1.1. Fabrication  
 
The fabrication process of embedded conductors in polymer uses negative tone 
photosensitive epoxy (SU-8, Microchem, Inc.) for non-removable polymer mold, 
negative photoresist (NR9-8000, Futurrex, Inc.) for removable polymer mold, and copper 
(Cu) for electroplating. Figure 3.1 details the fabrication process. An SU-8 epoxy layer (~ 
few hundred µm) is spin-coated, cured, and patterned for via definition on the substrate 
(Figure 3.1a). In order to remove residual solvent, the sample is placed in an oven at 60 
°C for 10 hours. The sample is then treated with oxygen plasma briefly for approximately 
one minute. After seed layers (Ti/Cu/Ti, 20nm/200nm/20nm) are deposited using a DC-
sputterer, a thick (20µm) negative photoresist NR9-8000 is spin coated (Figure 3.1b). In 
order to avoid mold damage due to the expansion of air trapped in the via mold, the 
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sample is baked at lower temperature for a longer time (i.e. 30 °C for 24 hours) instead of 
















Figure 3.1. Fabrication process for embedded conductors in polymer. 
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pattern is aligned and exposed using UV (Figure 3.1c). Note that we are using negative 
photoresist and the optical dose for top 20 µm layer is necessary regardless of the via 
depth. After developing the photoresist, a double layer mold is formed (Figure 3.1d). A 
single electrodeposition will fill the double layer mold simultaneously with two different 
schemes: a conformal plating process for the via mold and a conventional plate-through-
mold process for the top electrode pattern. After plating, the top photoresist (NR9-8000) 
is dissolved in acetone and the seed layer is time-etched to complete the process (Figure 
3.1e). The SU-8 mold surrounding the via as well as the electroplated Cu structure 
remains. Note that both the via post and the SU-8 mold mechanically support the 
structure, which serves as a platform for the next layer process.  
As a reference, various processes for via conductor fabrication are summarized in 
Table 3-1 and fabrication process comparison for one via and one upper conducting layer 







































Mold removal No  Yes No  No 
Metal 
deposition time 
Short  Long  Short  Short  
Number of 
plating per two 
layers 
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(a) (b) (c) (d) 
1. Oxide via mold 





5. Repeat 1~4 
1. Seed layer 
2. PR via mold 
3. Plate-through-
mold 
4. Repeat 1~3 
5. Remove PR and 
seed layer 
1. SU-8 mold 




4. Wet etching 
5. Follow (b)3~5  
1. SU-8 mold 
2. Conformal seed 
layer 
3. PR patterning 
for upper layer 
4.Conformal+plate 
through mold 
5. Remove PR and 
seed layer 
  
Figure 3.2. Fabrication process comparison for one via and one upper conducting 
layer configuration: (a) Damascene process; (b) Conventional plate-through-mold 





3.1.2. Fabricated Structures  
 
Figure 3.3 shows a fabricated solenoid type inductor using the process of embedded 
conductor in SU-8. The optical photomicrograph shows both upper and lower electrodes 
through transparent SU-8 molds in Figure 3.2a while the SEM image shows only upper 
electrodes in Figure 3.2b. A schematic of cross-section (A-A’) is shown in Figure 3.2c 
with geometrical dimension noted. The via has approximately a 3:1 aspect-ratio. The 
structure is lifted by 25 µm from the substrate using the first SU-8 layer to reduce 
substrate effects such as parasitic capacitance or eddy current loss due to electromagnetic 
coupling. The probe and ground pads are placed in the upper electrode level to facilitate 




In this embedded conductor process, there exist several difficulties. First, 
delamination between SU-8 layers and subsequent seed layers (Ti/Cu/Ti) often occurs. It 
is understood to be due to residual solvent from SU-8 mold. After the SU-8 development 
step, it is recommended that sufficient time for residual solvent removal be used and an 
additional flood exposure followed by the post bake step be performed. Second, after the 
PR is coated for upper conductor patterning, the air trapped in via hole grows during 
baking and bursts, leading to poor photo patterning. It is recommended to bake the 
sample in lower temperature for a longer time rather than at a higher temperature for a 
shorter time, to prevent air bubbles from blowing up. Alternatively, a dry film photoresist 
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can be used such as Riston (Dupont Co.), by which upper mold patterning can be 



















Figure 3.3. A fabricated solenoid structure using the process of embedded conductor 
in SU-8: (a) Top view using optical microscope; (b) SEM view; (c) Schematic of cross-
section A-A’ .  
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bottom of the via. The air trapped inside via during plating would prohibit metal to 
uniformly grow. Degassing from the via can be helped by a vacuum system. The samples 
can be placed in a beaker with de-ionized (DI) water before plating. The whole beaker is 
placed in vacuum jar to remove the air trapped in the via. In this experiment, the sample 
was degassed in 70 mTorr for 30 minutes in DI beaker, with the sample moved relative to 
the plating solution. In this experiment (via aspect ratio of 3:1) it was not plated in a 
vacuum environment during plating period, but such vacuum plating would be 
encouraged for structures with much higher aspect ratio. Non-uniform growth along with 
the via wall occurs due to unbalanced mass transfer factors such as non-uniform electric 
field or limited convective flow of plating solution within the deep via. Plating in a weak 
current density condition associated with low electric field will assuage the non-uniform 
growth. Various additives or surfactants can be used to obtain uniform plating along with 
deep vias or trenches. More details regarding plating through deep trench can be 
reference to Joung’s thesis [69]. 
Various 3-D inductors can be implemented using the embedded conductor approach. 
3-D schematics and cross-sectional views of solenoid type, toroid type, spiral type, and 
meander type devices are shown in Figure 3.4.  
The embedding material used here was SU-8, but this approach is not restricted to 
SU-8. Various polymers (whether photodefinable or not) such as other epoxies, 
polyimide, poly methyl methacrylate (PMMA), poly dimethylsiloxane (PDMS), 
benzocyclobutene (BCB), Poly urethane (PU), and others can be used for the mold.  
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The thickness of the polymer layer can be in the range of several µm to several 
hundred µm. However, the thickness of the polymer layer does not affect the conformal 
deposition time. Also, this process is low temperature process and compatible with the 





































Figure 3.4. Schematics and cross-section view of various 3-D micromachined 
inductors: (a) Solenoid-type inductor; (b) Toroid-type inductor; (c) Spiral type 
inductor; (d) Meander-type inductor. 
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3.2. Polymer-Core Conductors 
 
It is well known that as frequency increases, an electromagnetic wave propagating 
through a good conductor attenuates very quickly in the depth direction of the conductor 
and the resultant electric current flows through the outermost portion of the conductor. 
The distance where the electromagnetic wave reduces in amplitude by a factor of 1/e is 
called the skin depth δ.  
 


















permeability of the conductor, and σ (S/m) is the electrical conductivity. There is no 
advantage to construct RF transmission lines or wires with thickness much larger than the 
skin depth. A hollow conductor whose conductor thickness is greater than a few skin 
depths is considered electrically equivalent to the solid conductor where outer diameters 
of both conductors are the same as in Figure 3.5. 
A vertical electrical interconnect or a via for RF applications could be fabricated 
much more efficiently using a hollow shape conductor. Consider two fabrication 
             
(a) 
 
             
(b) 
 
Figure 3.6. Two approaches for vertical interconnects: (a) Solid conductor; (b) 
Polymer-core conductor.  
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approaches for a high-aspect-ratio interconnect in Figure 3.6. One approach is to make a 
concave via mold and fill it solidly with plated metal, which will be called a solid 
conductor process in Figure 3.6a. The other is to make a high-aspect-ratio polymer 
column and cover it with plated metal, which will be called a polymer core conductor 
process in Figure 3.6b. For a high-aspect-ratio interconnect, vertical sidewall patterning is 
important. SU-8 (Microchem, Inc.), a negative tone photodefinable epoxy, is known to 
give a very good sidewall profile with UV lithography [70, 71]. With SU-8 material, it is 
relatively easy to fabricate lines or columns of a given aspect ratio as opposed to trenches 
or vias of the same aspect ratio [72]. In addition, metal electrodeposition on the column 
surface is much easier than via hole filling to obtain void-free and seamless conductor 
structures.   
In this section, a fabrication process for high-aspect-ratio RF conductors is 
developed using polymer column patterning and subsequent electrodeposition over the 
column, by which high-aspect-ratio RF components are realized in a simple and efficient 
fashion when compared to conventional approaches. More importantly, the concept of the 
polymer-core conductor (or in this case epoxy-core conductor) combining epoxy 
backbone patterning with subsequent metallization  provide a methodology for obtaining 
relatively easily complex 3-D shapes of various RF components by taking advantage of 
advanced 3-D epoxy fabrication technologies.  The developed polymer core conductor 
technique will be applied to fabricate RF passive components such as inductors as well as 


























Figure 3.7. Fabrication process using a proximity patterning scheme for the column 
metallization. 
3.2.1. Fabrication Process 
 
The fabrication process is described in Figure 3.7. It shows two metal steps: one for 
bottom conductor patterning and the other for vertical epoxy core conductor patterning. 
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First, a bottom seed layer (Ti/Cu/Ti, 20 nm / 200 nm / 20 nm) is deposited on a substrate 
using a DC sputterer. A 20 µm thickness of photoresist AZ 4620 (Clariant Co.) is spin 
coated and patterned for the bottom conductor (a). Copper electroplating is carried out 
and the PR and the seed layer are removed (b). A single SU-8 layer is coated to a 
thickness ranging (depending on the application) of several micrometers to millimeters, 
where the thickness of the SU-8 becomes the height of the vertical conductor (c). A 
conformal seed layer (Ti/Cu/Ti, 20 nm / 500 nm / 20 nm) is deposited using a DC 
sputterer (d). Thin negative-tone photoresist, NR9-8000 (Futurrex, Inc.), is spin coated, 
where an excess of the viscous photoresist is observed to build up at the corner of the 
column and the bottom layer due to surface tension of the photoresist. This thicker 
portion at the corner potentially causes poor patterning. A proximity photolithography is 
performed for the column patterning on this uneven surface (e). The negative tone 
photoresist is useful in this patterning because a small amount of optical dose for the thin 
bottom layer crosslinking is sufficient with negative resist, while a positive tone 
photoresist would need a much larger optical dose to dissolve the portion of resist 
covering the tall column. After conformal electroplating, the photoresist and the seed 
layer are removed sequentially to complete the process (f).  
Figure 3.8 shows successfully fabricated epoxy core conductors. Figure 3.8a shows 
an SEM image of 200 µm tall and 100 µm wide SU-8 columns on bottom conductors. 
Figure 3.8b is an optical photomicrograph of the top view of the columns after proximity 
photolithography of the mold for selective column plating. Figure 3.8c and 3.8d are 
showing an SEM image of a complete epoxy core conductor array and a magnified one, 
respectively. The thickness of bottom conductors and column-covering conductors are 15 
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µm and 20 µm, respectively. The final height and width of the epoxy core conductor are 
235 µm and 140 µm, respectively.  
Figure 3.9 shows an example of unsuccessful conductors. 200 µm tall and 50 µm 
wide columns are nicely patterned on bottom conductors (Figure 3.9a). Due to the surface 
tension of the viscous photoresist between closely placed columns, a curtain shape of 
   








(c)      (d) 
 
Figure 3.8. Successfully fabricated epoxy-core conductor: (a) SU-8 column 
patterned on bottom electrodes (Figure 3.7d); (b) Top view of column patterning 
using proximity lithography (after Figure 3.7e); (c) Complete epoxy-core conductors 
(Figure 3.7f); (d) A magnified single epoxy core conductor.  
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photoresist profile is formed between the columns as shown in Figure 3.9b. The resultant 
epoxy core conductor is shown in Figure 3.9c with discontinuous conductors. The 
magnified viewgraph is shown in Figure 3.9d. One fourth of the column is not covered 
with electroplated copper.  
One way to prevent this kind of discontinuous patterning from occurring is to use a 
  
Curtain shape of PR profile
200µm
 








(c)      (d) 
 
Figure 3.9. Unsuccessfully fabricated epoxy-core conductor: (a) SU-8 column 
patterned on bottom electrodes (Figure 3.7d); (b) Side view of columns after 
photoresist coating for proximity photolithography (Figure 3.7e); (c) Complete 
epoxy-core conductors (Figure 3.7f); (d) A magnified single epoxy core conductor.  
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multi-coating technique with less viscous photoresist to minimize the curtain-shape PR 
profile. Alternatively, a pre-patterned seed layer scheme for the column metallization can 
be used. Figure 3.10 details the process. First the three differently-functioning layers are 
deposited in sequence: a seed layer (Cr/Au; 20 nm / 150 nm), a passivation layer (SiO2; 1 
µm or thin SU-8; 2 µm), and a sacrificial layer (Ti/Cu; 20 nm / 1 µm) (a). Patterning for 
the bottom conductors are performed using copper and titanium etching followed by 
oxide or SU-8 etching (b). Tall SU-8 column is patterned (c). Another seed layer (Cr/Au, 
20 nm /150 nm) is conformally deposited using a DC sputterer (d). The sacrificial copper 
layer is etched using cupric sulfate saturated ammonium hydroxide solution. In this step, 
Cr/Au on top of copper is also lifted off. Titanium is etched using diluted hydrofluoric 
acid (HF) etchant (e). Copper and gold are plated up to thicknesses of 15 µm and 1 µm, 
respectively. The top gold is used for a protection layer during subsequent seed layer 
etching and as an anti-erosion final layer for the RF components. The remaining 
passivation layer and the seed layer are removed to complete the process (f).  
Figure 3.11 shows a pair of epoxy core conductors simultaneously fabricated with a 
bottom conductor using a pre-patterned seed layer scheme. Since the vertical conductors 
and the horizontal conductor are monolithically fabricated by a single electroplating step, 
they do not have an intermediate layer between each part, resulting in potentially 
improved mechanical and electrical properties compared with the previous structure. In 
addition, closely placed vertical conductors (pitch between columns: 200 µm, column 
height: 300 µm) in this process are successfully fabricated, as opposed to the 
disconnected failed conductors (pitch between columns: 200 µm, column height: 200 
µm) observed in the previous process and shown in Figure 3.9.  
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For the selective metallization of the epoxy core, two methods were discussed. There 
is the possibility for direct metallization of epoxy column using electroless plating with 


























simplification, it was not extensively researched here.  
The solid conductor and polymer core conductor fabrication schemes are 















Figure 3.11. Epoxy-core conductor fabricated using a pre-patterned seed layer 




Table 3-2. Process comparison of solid conductor process and polymer-core conductor 
process using UV lithography and plating 
 Solid conductor process Polymer core conductor process 
Conductor type Solid Hollow 
Polymer structure Via mold Column 
High-aspect-ratio 
patterning material 








Column coating plating (easy) 
-mild stirring 
Plating time Long~ medium short 
Mold removal Required; solvent or dry 
ashing 
No 
Photolithography Single mold patterning Column patterning and 
Selective metallization  
(proximity UV lithography, 




High Power MEMS 
conductor 
RF MEMS; 3-D inductors, 
transformer, vertical coaxial 








3.3. Reverse-side Exposure through Transparent Substrate 
 
MEMS or microelectronic devices can utilize various materials as substrates. Some 
materials such as Si, GaAs, alumina, metals etc. are opaque to the UV light source while 
others, such as glass, quartz, sapphire etc. are transparent to it. When optically transparent 
substrates are employed, additional flexibility in photolithographic-based patterning is 
enabled.  For example, appropriate optical doses can be applied not only from the upper-
(front-)side, but also from the reverse- (back-) side, as shown in Figure 3.12. In this 
section, useful applications of the reverse-side exposure through transparent substrates 
are discussed in three subsections: fabrication of a high-aspect-ratio structure, a self-












   
Figure 3.12. Exposure flexibility with transparent substrate: Both upper- (front-) side 
exposure and reverse- (back-) side exposure are available.  
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3.3.1. Fabrication of High-Aspect-Ratio Structure 
 
SU-8, a negative tone photodefinable epoxy is used for UV-based high-aspect-ratio 
patterning. The fabrication sequence for the reverse-side exposure is shown in Figure 
3.13. A thin masking metal layer (usually 200nm of Cr) is deposited and patterned on the 
transparent glass substrate (a). Thick SU-8 is applied on the substrate, followed by UV 
exposure through the substrate mask layer (b). In practice, the sample is turned over and 
placed under a regular UV source with light incident from the top. A high-aspect-ratio 




















Figure 3.14. High-aspect-ratio column structure with good mask contact (ensured 
through backside exposure) combined with optimized optical dose and optimized 
development conditions. 
allowed to remain depending on the requirements of the subsequent steps. 
This approach provides several advantageous features compared to the front-side 
exposure for high-aspect-ratio fabrication. First, a secure contact between the photo mask 
layer and the polymer layer is guaranteed regardless of surface roughness or edge-bead 
formation during or after a polymer coating step, thereby allowing a sharp pattern to be 
obtained. (This is because in contact photolithography, poor contact causes the diffraction 
of light at the edge of an opaque feature in the mask, potentially resulting in blurred or 
diffused pattern edges.) Figure 3.14 shows high-aspect-ratio column structures fabricated 
with the good contact resulting from backside exposure, an optimized optical dose, and 
an optimized development condition. Aspect ratio exceeding 13:1 (diameter to height) 
has been achieved.  
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Using the reverse-side exposure scheme, additional optical dose is absorbed in the 
bottom portion of the column, resulting in a strong mechanical structure in the lower 
portion of the column. Figure 3.15 shows fabricated tall column structures using (a) a 
regular front-side exposure and (b) a reverse-side exposure. Figure 3.15a shows the 
diameter of the top portion of the column is 20 µm while that of the lower portion is 10 













Figure 3.15. Fabricated high-aspect-ratio column structures using (a) Front-side 
exposure and (b) Reverse-side exposure. 
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mechanically weak in the lower portion, leaning over toward others in their group during 
the drying process due to solvent surface tension. In contrast, the columns fabricated 
from the reverse side exposure are nicely standing up to 800 µm tall as shown in Figure 
3.15b. The diameter of the bottom portion is 40 µm while that of the top portion is 20 µm. 
Mechanically strong column structures are obtained from the reverse-side exposure and 
an aspect ratio of more than 20:1 has been achieved.  
 
3.3.2. Self-alignment Scheme 
 
Reverse-side exposure can be applied to narrowly-spaced thick electrode fabrication 










Figure 3.16. Thick electrodes with narrow gap: (a) Electrodes with the gap of 1 µm 
and the thickness of 2 µm; (b) Required mold for the lift-off process with a width of 1 
µm and a height of 4 µm.  
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example, assume it is desired to fabricate two electrodes of thickness 2µm with a gap of 1 
µm as shown in Figure 3.16a. The photoresist mold for the lift-off process should be 
thicker than the ultimate conductor, resulting in a high-aspect-ratio mold as shown in 
Figure 3.16b. The thick metal lift-off process using a high-aspect-ratio mold often 
experiences failure for at least two reasons: the difficulty of high-aspect-ratio mold 
fabrication and the metal step coverage during the long deposition period. In order to 
avoid the high-aspect-ratio process, a repeated, multistep lift-off process can be 
performed using a low-aspect-ratio mold and a thin electrode deposition to ultimately 
obtain the final desired thickness at the cost of multiple alignment and exposure. Figure 
3.17 shows the fabrication process. Metal patterning (1 µm thick) is performed using a 
relatively thin mold and a lift-off process (a). Thicker negative tone photoresist is coated 
and the reverse-side exposure is performed using the previous metal layer as a photomask, 
where no mask alignment is necessary, i.e. self-alignment is accomplished (b). In 
addition, the resultant mold adheres securely to the substrate after development since the 
contact area between the mold and the substrate increases as much as the side wall of the 
first metal layer (c). A second lift-off is performed to obtain thicker electrodes (d). An 
additional metal layer can be added by repeating the steps b-d if necessary.  Note that this 
approach eliminates the alignment step which would otherwise be necessary in a 
conventional repetitive lift-off approach 
This scheme has been utilized to implement a narrowly spaced low-loss conductor 
for a ferroelectric gap capacitor on a sapphire substrate [73]. The details are discussed in 





3.3.3. Usage of Substrate Optics 
 
Various unusual patterns can be generated by the combination of reverse-side 
exposure and modified substrates. This effect has been exploited in this work as well as 












Figure 3.17. Fabrication process for thick electrodes with a narrow gap using a 
repeatable self-alignment reverse-side exposure technique.    
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substrate as shown in Figure 3.18a gives an unusual pattern. Incident light first meets the 
mask pattern and is diffracted at the edge of the opaque mask pattern. The diffracted light 
has a large lateral deviation from the non-diffracted light after its passage through the 1.5 
mm thick glass substrate. The light is then refracted at the interface of the glass substrate 
and the SU-8 layer due to the difference of their refractive indices. The resultant SU-8 
patterns with a concentric circle mask of an inner diameter of 100 µm and an outer 
diameter of 200 µm is shown in Figure 3.18b.  










Figure 3.18. Patterning with the mask layer placed in the outer surface of the 
substrate: (a) Schematic of the exposure scheme; (b) Resultant structure.  
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integrated lens functionality at the interface due to their refractive index differences. 
High-aspect-ratio tapered structures were fabricated as shown in Figure 3.19 [74]. While 
these structures were used for a microneedle application, they could also be applied to RF 
applications such as a tapered monopole antenna fabrication.  
Unitary polymer substrate and column structures were implemented using flood 
exposure with low UV dose through the transparent substrate [75]. The exposure scheme 







Figure 3.19. High-aspect-ratio tapered structure using integrated lens technique: (a) 











High dose of UV





Figure 3.20. Unitary polymer substrate and column structures: (a) Schematic of the 




3.4. Multi-exposure Technique 
 
Feely and co-workers at Rohm and Haas showed a 3-D thick photoresist process 
using their dual-tone photoresist [76, 77], where they demonstrated dual-tone resist 
chemistry combined with optical dose-controlled UV exposure could generate various 






Figure 3.21.  Three dimensional patterning: (a) Latent image formation and 




structures can be achieved by single exposure and single development with a grey-tone 
mask [78]; however, often the required high resolution mask is too expensive for 
practical usage. Alternatively, multi-exposure processes with separate mask sets and 
controlled exposure time have been utilized for various applications, including  RF 
inductors [79] and inkjet nozzles [80] both using a positive-tone phororesist and 
microchannels using a negative tone epoxy, SU-8 [81]. 
In this section, a double-exposure-single-development process used for high-aspect-
ratio bridge fabrication is discussed. While the SU-8 multi-exposure-single-develop 
technique described in [81] utilized anti-reflection coatings in order to control the 
thickness of the upper portion of the device, the technique described here relies on the 
control of the baking steps after the second exposure and the UV source selection for the 




A fabrication process for a bridge or a channel structure using a double-exposure-
single-development technique with SU-8 is detailed in Figure 3.22. SU-8 25 with a 
thickness of 1 mm is coated on a substrate. The thickness is controlled by weighing the 
proper amount of SU-8 on a substrate and placing it on a hot plate. The reduced viscosity 
of SU-8 at high temperature makes the SU-8 uniformly spread over the substrate on the 
well-leveled hot plate, resulting in self-planarization. The thick epoxy is then soft-baked 
for 72 hours on the hot plate at 95 °C (a). Full UV optical dose (i-line UV source; 365 nm, 
9000 mJ/cm2) is applied through a mask to create a latent image of the column or the 
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channel wall (b). A post-exposure bake is performed on the hot plate for 1 hour at 95 °C. 
Before it is developed, a shallow optical dose is applied to form the latent image of the 
top bridge or the channel cover layer (i-line UV source; 365 nm, 100 mJ / cm2) (c). In 
order to get the top portion of SU-8 effectively crosslinked, the post-exposure bake is 














developed in SU-8 developer, propylene glycol monomethyl ether acetate (PGMEA) for 
3 hours to complete the process (d).  
 
3.4.2. Characterization and Discussion 
 
In the case of using a hotplate for the second post-bake instead of an oven, the heat 
energy from the bottom is not effectively transferred to the top portion through the thick 
polymer layer and polymerization of the top portion does not occur. Or if it does occur, 
the mechanical strength is very weak, the bridges are very loose, and they can move and 
stick to a neighboring bridge during development as shown in Figure 3.23.  
 
 
Figure 3.23. Distorted bridges during the development due to poorly polymerized top 
portion of SU-8 in the case of using a hotplate for the second post-exposure bake.  
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In the case of using an oven for the second post-bake, the thickness of the bridge is 
controlled by the optical dose and the post-exposure baking time. Figure 3.24a and 3.24b 
show a microfluidic channel and a bridge successfully fabricated using this process. The 
channel has a width of 1 mm, a height of 1 mm, and a cap thickness of 100 µm, which 
has been in the oven for 30 minutes while the bridge has a length of 600 µm, a height of 













Figure 3.24. Successfully fabricated structures: (a) Microfluidic channel; (b) Bridges 
connecting two columns.  
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Various SU-8 structures for RF applications are shown in Figure 3.25: a solenoid-type 
inductor, a transformer, and a spiral-type inductor. 








Figure 3.25. SU-8 backbone structures for RF applications: (a) Solenoid-type 




Figure 3.26. Energy absorbance of Microchem SU-8 as a function of wavelength of 
the UV source [82]. 
source.  Microchem SU-8 is optimized for near-UV (350-400 nm) exposure. This 
formulation of SU-8 is less sensitive to light with wavelength above 400 nm, and high 
absorption of incident light with wavelength below 350 nm is observed. The UV 
absorbance of SU-8 as a function of wavelength is shown in Figure 3.26 [82]. Optical 
energy with a wavelength shorter than 350 nm is absorbed in the topmost portion and 
SU-8 below a certain depth becomes a UV-free region. Using a multiwavelength 
exposure approach, thickness control could be much more efficient than achievable with 







3.5. Inclined Patterning  
 
More complex 3-D structures can also be implemented by employing an inclined 
patterning scheme. Structures with inclined sidewalls realized by inclined synchrotron 
radiation exposure were reported [83 – 85]. However, this approach is quite expensive for 
general laboratory usage due to special radiation source and mask requirements. 
Meanwhile, an inclined mold for a rotor with tilted legs was achieved by UV exposure 
applied to a positive photoresist [86]. Recently, inclined exposure processes using SU-8, 
negative-tone photodefinable epoxy, and its applications have been reported [87 –  89].  
In this section, SU-8 based inclined processes are discussed from two structural 
points of view: a vertical screen structure fabrication and an inclined structure combined 
with laser ablation technique. 
 
3.5.1. Vertical Screen Filter Structure [88] 
 
There are two approaches for the inclined exposure scheme. One is a conventional 
front-side inclined exposure, in which an SU-8 coated substrate in contact with an optical 
mask is tilted at a certain angle and is exposed. The other is to use reverse-side exposure 
through a UV-transparent substrate, in which the substrate has a pre-patterned opaque 
metal layer. SU-8 is coated on the substrate, and the substrate is turned over and exposed 
at the desired angle. Figure 3.27 details the fabrication process with reverse-side exposure. 
A chromium-coated glass plate is used as a substrate. After patterning of the chromium 
for channel and filter definition, SU-8 is coated on the plate to a thickness that will 
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ultimately define the channel height (a). After the SU-8 is baked, the substrate is turned 
over and multiply exposed at different angles of inclination from multiple directions in 
order to form latent images of the vertical meshes as well as the flow channel walls. This 
exposure is followed by a post-exposure bake to cross-link the SU-8 (b). Before 
developing, as discussed in the previous section, a low energy dose exposure through a 
second mask to link the ends of the filter screen is optionally utilized (c). A single 
develop step forms the filters as well as the channels simultaneously (d).  




















refracted at each interface of two materials. The relationship between refractive indices 
and refractive angles is given by Snell’s law for the three layer system in Figure 3.28.   
 
 
where n1, n2, and n3 are the refractive indices of air, glass, and SU-8, respectively, 
and θ1, θ2, and θ3 the incident angle in air, the refracted angle in glass, and the refracted 
angle in SU-8, respectively. The final refracted angle in SU-8 can be obtained if the 
refractive index of air n1, the refractive index of SU-8 n3, and the incident angle θ1 are 















Figure 3.28. Light refracted at the interfaces due to different refractive indices of 
materials.  








Figure 3.29a shows a 600 µm thick SU-8 pattern exposed through a 15 µm diameter 
window with different angles of UV incidence using the reverse-side exposure technique 
(i-line UV used). The measured refracted angles are 0°, 15°, 24°, and 31° for incident 
angles of 0°, 24°, 45°, and 62°, respectively, in Figure 3.29b. Curve fitting using Snell’s 
law (n1sinθ1= n3sinθ3) gives a refractive index of about 1.7 for SU-8, which is in 











Figure 3.29. Angular dependence of exposure: (a) SU-8 pattern multiply exposed with 
different incident angle; (b) Refracted angle vs. incident angle.  
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agreement with the literature value [90]. 
Figure 3.30 shows a fabricated vertical screen filter structures [88]. A mask layout 
with 50 µm space and 50 µm width of transparent square array is depicted in Figure 3.30a, 
in which each array row is separated by 150 µm. An incident angle of 48° results in a 
refracted angle of approximately 26°, and the resultant diamond shape opening has a 50 
µm horizontal diagonal and a 100 µm vertical diagonal. While the bottom channel width 
is 1100 µm, the upper channel width becomes narrower (720 µm) resulting from reverse-




























Figure 3.31. Different sized meshes: (a) Large mesh with horizontal diagonal of 80 
µm; (b) Small mesh with horizontal diagonal of 2 µm. 
The achievable mesh size is related to the mesh dimension in the mask and the 
screen height (another viewpoint of aspect ratio: horizontal mesh width to total screen 
height). Aspect ratio of 20:1 seems to be the limit of the uniform mesh with SU-8 under 
current baking and developing conditions. Figures 3.31a and 3.31b show the fabricated 
different sized meshes of 80 µm and 2 µm, respectively, where the heights are 500 µm 
and 40 µm, respectively. 
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In Figure 3.32, three different mesh-sized vertical screen filter structures are 
simultaneously fabricated using two inclined exposures, one shallow vertical exposure, 
and a single development with a single mask. Each vertical screen filter has a different 
mesh size. The resultant horizontal diagonal extent of the threads of each screen mesh is 
57.3 µm, 27.3 µm, and 10.0 µm, respectively in Figure 3.33. Uniform opening 
distribution is observed.  
Figure 3.34 shows a periodic vertical screen filter placed within a long channel [88]. 
The vertical screen filter structures with appropriate metallization can be used for 
millimeter wave or terahertz applications such as waveguides, resonance devices, or 





Figure 3.32. Simultaneously fabricated three integrated filters and channels with 
different mesh sizes. 
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Figure 3.34. Microfluidic channel with periodically loaded screen filters: (a) 




   
(a)    (b)        (c) 
 
Figure 3.33. Different mesh sizes of the integrated filter structures: (a) Filter 1; (b) 
Filter 2; (c) Filter 3. Horizontal diagonal has been measured to be 57.3 µm, 27.3 
µm, and 10.0 µm, respectively.  
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Figure 3.35. Fabrication process of inclined structures combined with laser ablation 
technique. 
3.5.2. Inclined Structure with Laser Ablation [91] 
 
The inclined exposure technique combined with laser ablation technique is 
introduced. An appropriately-spaced tube array or parallel channel array is formed with 
an intentional angle of inclination, followed by masked excimer laser ablation at normal 
incidence. This approach allows variation of microfluidic ports up and down the third 
dimension with a single masked ablation exposure.  
Figure 3.35 details the fabrication process. A chromium-coated glass plate is used as 















Figure 3.36. Fabricated SU-8 hollow columns: (a) Circular hollow column array; (b) 
Rectangular column. 
epoxy is coated on the plate to a thickness that will ultimately define the channel height. 
After the SU-8 is baked, the substrate is turned over and exposed at an angle of 
inclination in order to form latent images of the inclined channel walls through the 
thickness of the epoxy. This exposure is followed by a post-exposure bake on a hot plate 
to cross-link the SU-8 (a). Before developing, a low energy dose exposure is applied 
through a second mask to form the caps of the channels (double exposure technique of 
Section 3.4 is applied).  The multiply exposed structure is then post baked in an oven (b). 
A single develop step forms the inclined branch channels as well as the wide channels. 












Figure 3.37. Fabricated SU-8 hollow columns with laser drilled holes: (a) Oblique 
view; (b) Top view. 
vertically-distributed microfluidic ports (c). 
Figure 3.36 shows fabricated hollow columns; (a) a circular column array, (b) a 
rectangular column array. Both are 500 µm tall and are inclined at an angle of 25º from 
the vertical.  
Figure 3.37 shows a laser drilled inclined hollow column 500 µm in height with 
three laser-drilled holes on the sidewall. The laser beam spot size was 25 µm, the 
horizontal spacing between the holes was 50 µm, and the vertical spacing (resulting from 




Figure 3.38 shows a schematic view of the inclined channel array and an SEM of the 
fabricated device.  The array has four inclined channel branches, each bearing laser-
drilled holes.  The height of the channel is 700 µm; the wall thickness of the channel is 50 
µm; and the widths of the branch channels are 50 µm for the narrow channel and 100 µm 
for the wide channel, respectively.  The angle of inclination is approximately 25° from 
the vertical axis. The laser-ablated holes have diameters of 50 µm and an array pitch of 
150 µm. The fluid is supplied through the entrance of the wide channel and the fluid 
branches to the four smaller inclined channels. The left two branches have larger channel 







Fluidic stream through 
the channel










Figure 3.38. Four inclined channel branches with laser drilled holes: (a) 










DEVELOPMENT OF ARCHITECTURES FOR RF 
COMPONENTS  
 
This chapter describes two RF device architectures: a reduced intermodulation 
distortion (IMD) ferroelectric tunable capacitor and a compact tunable LC module.  
 
4.1.  Architecture for Reduced Intermodulation Distortion 
(IMD) in Ferroelectric RF Tunable Capacitors 
 
Among various ferroelectric materials, barium strontium titanate, Ba1-xSrxTiO3 
(BST), is a very attractive RF tunable material due to its large field-dependent 
permittivity, high dielectric constant, large breakdown voltage, and relatively low loss 
tangent. With BST as a dielectric layer of an RF capacitor, we can take advantage of the 
device size reduction from its high dielectric constant and a simple implementation of a 
tuning device with its electric-field-dependent permittivity. In order to have high 
tunability in RF capacitors, a narrow gap is desirable, which in turn results in a self-
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modulation effect when the input RF signals are in the order of the DC bias voltage level. 
In fact, this intermodulation distortion (IMD) is one of the fundamental issues restricting 
the usage of tunable capacitors for linear devices such as phase shifters or tunable filters.  
In a voltage tunable capacitor, the IMD is directly proportional to the tunability of 
the capacitor, as expressed in Equation 4.1 [92]:  
 
IMD ∝ VRF/VDC   (4.1) 
 
where VRF is the amplitude of the RF signal voltage and VDC is the voltage required 
for tuning. One approach to improve IMD performance in high RF-power handling 
devices is to make the DC tuning voltage much higher than that of any RF voltage level. 
While this approach is effective, tuning voltages required to achieve acceptably low 
levels of IMD often exceed 100V. Therefore, this approach to reduced IMD is severely 
limited by the desire to keep tuning voltages relatively low.  Although no significant 
current is drawn to bias the capacitor, a system problem results in supplying the high 
static potentials required for this approach.  
This section describes a device architecture that addresses the reduced IMD issue by 
means of a capacitor that has an additional, highly resistive DC bias structure constructed 
within the RF gap capacitor [93, 94]. This additional structure allows decoupling of the 
RF signal and DC tuning voltage levels, thereby enabling low IMD structures at low 
tuning voltages. The first subsection will describe a device concept. It is followed by two 
subsections: (1) design architecture I, where discussion is focused on the architecture for 
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the proof of concept, and (2) design architecture II, where discussion is focused on an 




Two architectures are shown in Figure 4.1: (a) a gap capacitor with attached-bias-
electrodes (ABE), having DC bias electrodes connected to the RF pads; and (b) a gap 
capacitor with isolated-DC bias-electrodes (IBE), which can be energized independently 
of the RF electrodes. Figure 4.1c shows the cross-sectional view of both geometries. The 
RF capacitor is a conventional microwave gap capacitor that uses thick and high 
conductivity electrodes to ensure high quality factor (Q-factor). In contrast, the DC bias 
structure is fabricated with high resistivity interdigital structures. At low frequencies, 
such as those used to change the tuning bias voltage, the high resistivity lines present 
negligible impedance compared with that of the gap capacitor and the full tuning voltage 
appears across the lines, changing the permittivity of the structure and therefore the 
capacitance.  However, at signal frequencies (i.e. RF frequency), the impedance of the 
bias lines exceeds that of the gap capacitor itself, so the RF current travels through the 
(permittivity-tuned) ferroelectric material. Because the RF field is effectively isolated by 
the high resistance of the bias structure, no degradation in IMD performance occurs. 
Furthermore, if the resistivity is kept high enough, no noticeable degradation in capacitor 
Q will occur at the operating frequency, since the RF field will preferentially interact 
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Figure 4.1. Two architectures of a reduced IMD ferroelectric gap capacitor: (a)
Attached-bias-electrode (ABE) pattern; (b) Isolated-bias-electrode (IBE) pattern; (c) 
Cross-sectional view of A-A’ (an equivalent circuit is shown in the inset). 
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4.1.2. Design Architecture I 
 
Figure 4.2 shows two conventional gap capacitors, one with a wide gap and the other 
with a narrow gap. While the narrow gap capacitor requires less area and lower DC 
voltage for required capacitance and tunability compared with the wide gap geometry, it 
will have degraded IMD performance, as expected from Equation 4.1. For applications 
such as phase shifters and tunable filters, the IMD performance must be maintained. 
Hence, wide gap capacitors are mainly used at the cost of both device real estate and high 
















Figure 4.2. Conventional gap capacitors (top view): (a) Wide gap capacitor (type I); 




In contrast to the conventional gap capacitor, consider a gap capacitor with highly 
resistive bias electrodes in the RF gap. Figure 4.3 shows three DC electrode design 
schemes for this type of capacitor. Figure 4.3a shows a gap capacitor with short bias 
electrodes placed inside the RF gap parallel to the RF field and attached to the RF 
electrodes (the so-called short attached-bias-electrode or short ABE structure). Note that 
the DC electric field generated between the short bias electrodes is perpendicular to that 
of the RF field. Figure 3b shows a gap capacitor with long bias electrodes placed inside 
the RF gap perpendicular to the RF field and attached to the RF electrodes (the so-called 
long attached-bias-electrode or long ABE structure).  Note that the DC electric field 
generated between the long bias electrodes is parallel to that of the RF field. Finally, 
Figure 4.3c shows a capacitor with long bias electrodes but those electrodes are 
electrically isolated from the RF pads (the so-called long isolated-bias-electrode or long 
IBE structure). Similarly to the long ABE structure, the DC electric field of the long IBE 
structure is also parallel to that of the RF field. The overall gap capacitor architectures are 
summarized in Table 4-1.  
Now that each geometry has been described, the electrical performance will be 
analyzed.  Consider the cross-sectional view of the long ABE capacitor (type IV) and its 
associated equivalent circuit as shown in Figure 4.1c. In the circuit, the upper branch 
consists of an equivalent series resistance of the highly resistive conductor line RDC and a 
capacitance CDC from the combined effects of C1, C2, and C3. The lower branch has a 
series resistance of pads RRF, and an RF capacitance CRF with gap g defined primarily by 
the high-permittivity ferroelectric layer between the highly conductive conductors. It is 
assumed that the capacitance through the ferroelectric layer is dominant due to the 
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relatively high dielectric constant of the ferroelectric material, and the capacitance 
through the substrate and the air may be ignored. Therefore, CRF, and the associated Q as 
determined by RRF, is determined by the geometry of the metal. It is clear that for reduced 






















Figure 4.3. Gap capacitors with high-resistivity bias electrodes inside the gap (top 
view): (a) Short attached-bias-electrode (ABE) capacitor (type III); (b) Long 
attached-bias-electrode (ABE) capacitor (type IV); (c) Long isolated-bias-electrode 
(IBE) capacitor (type V). 
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RF frequency of operation of the tunable capacitor. This implies that RDC should be as 
high as possible. The only restriction is that the time constant formed by this structure, 
τDC = RDC CDC, may limit the rate at which adjustment of the capacitance, i.e. tuning, may 
occur. At signal frequencies, the impedance of the RF path is much lower than that of the 
DC path, and therefore the RF current travels through the ferroelectric material; however, 
the permittivity of this ferroelectric material has been adjusted by low frequency tuning 
voltage applied by means of the DC path.  In this way, the tuning and capacitance 



























Table 4-1. Summary of gap capacitor architectures 






- wide gap 
- large area 
- high tuning voltage 








- narrow gap 
- small area 
- low tuning voltage 








- wide RF gap (  low IMD) 
- narrow DC bias gap 
- DC field  perpendicular to RF field 
- DC electrodes attached to the RF 
electrodes 









- wide RF gap (  low IMD) 
- narrow DC bias gap 
- DC field parallel to RF field 
- DC electrodes attached to the RF 
electrodes 













- wide RF gap (  low IMD) 
- narrow DC bias gap 
- DC field parallel to RF field 
- DC electrodes isolated from the RF 
electrodes 
- large tuning in RF range 





4.1.3. Design Architecture II 
 
A wide gap capacitor has multi-pairs of high resistivity electrodes within the RF gap 
area in Figure 4.4, where G is RF gap and g is dc bias gap. When both dc bias and RF 
signal (v(t)=V0+V1sinωt) are applied to the electrodes, since the resistivity of dc bias 
electrodes is designed to be high enough to prevent RF signal from traveling through it, 
only dc bias V0  reaches the high resistivity electrodes and forms the electric field Edc 
between narrow gap g.  Fringing field changes the permittivity of the underlying 
ferroelectric layer. The dielectric constant of the ferroelectric layer (εr_BST~1000) 
dominates compared to those of substrate (εr_sapphire~10) and air (εr_air~1); therefore, most 
of the RF signal travels through the permittivity-tuned ferroelectric layer.  
In the case that V0 and V1 are at a similar voltage level, the electric field due to V1 
(ERF=V1/G) is small compared to that of the dc bias (Edc=V0/g), and therefore the self-
modulating effect is reduced due to the gap ratio. As the number of pairs of dc electrodes 
in the gap increases, the difference between G and g also increases.  This increase results 
























Figure 4.4. Reduced IMD capacitor with multiple pairs of high resistivity electrodes 








4.2. Compact Tunable LC Module  
 
It has been previously observed that most chip or board space is occupied by passive 
components in RF systems [95]. Some RF devices such as phase shifters, LC filters, or 
matching circuits are often implemented with inductors and capacitors only [36, 96, 97]. 
Instead of designing and fabricating inductors and capacitors separately, it would be 
useful if LC modules are built in the form of a compactly coupled building block, thereby 
the device footprint can be reduced and the parasitics between the inductors and the 
capacitors can be taken into account as a part of the module at the design stage. The LC 
modules can be tuned by combining them with dielectric materials having electric-field-
dependent permittivity or magnetic-field-dependent permeability. In this section, an 
architecture of a tunable compact LC module is introduced using a distributed gap 
capacitor formed in an inductively coupled shape on ferroelectric barium strontium 
titanate (BST), which has electric field dependent permittivity.  
A long distributed gap capacitor is formed on top of a ferroelectric substrate such as 
barium strontium titanate (Ba1-xSrxTiO3: BST) in Figure 4.5a. Since the permittivity of 
BST changes with an electric field, the capacitance varies by applying dc bias between 
port1 and port2. When an inductive component is necessary in addition to the capacitor, it 
can be implemented by modifying its geometry as in Figure 4.5b, where capacitance is 
maintained as shown in Figure 4.5a by keeping the coupling length l1, while inductance is 
increased by winding it in a spiral shape. The inductance can also be adjusted by varying 
the lengths l2 and l3. The final structure will be as small as a single inductor while the 
tuning functionality and capacitance are maintained. 
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The geometry of Figure 4.5b is simplified as in Figure 4.6a, which is a series 
connection of an inductive line and a variable capacitor. Then the inductive line is 
translated to a series connection of resistance and inductance in Figure 4.6b. Since all the 








Figure 4.5.  Schematic of concept: (a) Straight gap capacitor; (b) Inductively wound 
gap capacitor.  
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equivalent series resistance, Leq an equivalent inductance, and C a capacitance in Figure 
4.6c. A compact tunable LC module based on this architecture will be fabricated in 











Figure 4.6. Equivalent circuit diagram: (a) Inductively wound gap capacitor; (b) 










Based on the previously introduced fabrication techniques and architectures, several 
RF components have been designed, fabricated, and tested. The structures include two 
solenoid type inductors: an embedded inductor and a high-aspect-ratio inductor based on 
epoxy-core conductors; two ferroelectric capacitors: a BST based gap capacitor with low-
loss conductor and a reduced IMD gap capacitor; a BST based tunable LC module; and a 
W-band monopole antenna.  
 
5.1.  RF Inductors  
 
Among many requirements for integrated RF inductors, an important issue is to 
minimize the parasitic effects, e.g., coupling capacitance between the inductors and the 
substrate, and loss caused by induced eddy currents in the substrate. A solenoid-type 
inductor is considered as a good candidate for an integrated type inductor due to low loss 




5.1.1. Embedded Inductors 
 
Most previously reported micromachined RF inductors have the metallic coil parts 
overhanging in the air after substrate etching or sacrificial mold removal to minimize 
substrate effects. A drawback of these approaches is that the resultant etched wafer and/or 
inductor structures may be too delicate to withstand subsequent conventional injection-
molding-based or other chip packaging approaches. 
Here, surface micromachined, epoxy-embedded, high-Q electroplated inductors have 
been fabricated using the technique of embedded conductors in polymer introduced in 
Chapter 3. These inductors combine the desirable features of: (1) being supported by both 
electroplated posts and a deposited thick dielectric layer, thereby separating them from 
the lossy silicon substrate; and (2) being embedded in the epoxy molds from which they 
are formed, minimizing microphonics and allowing sufficient mechanical stability such 
that the chips bearing the inductors can be packaged using standard injection-molding 
processes. An additional processing benefit from the embedded structure is that the epoxy 
mold used to form the inductors need not be removed in a lengthy etch step. To 
demonstrate the compatibility of the reduced-parasitic, embedded inductor process with 








5.1.1.1.  Design and Fabrication 
 
The schematic of an embedded solenoid inductor is shown in Figure 5.1, where the 
embedding mold layer is omitted in Figure 5.1a for the purpose of structural clarity and is 
presented in Figure 5.1b. A variety of inductor geometries have been designed and 
analyzed using an inductance calculation program, MEMCAD [98]. The main 

























Figure 5.1. Schematic of solenoid inductor: (a) Perspective view (SU-8 mold is not 




substrate and the coil by separating them by a substrate gap g and (2) to reduce turn-to-
turn stray capacitance between the lines by orienting the lines in parallel [22] and by 
adjusting the spacing between lines s and the layer-to-layer core height h. In the final 
design, a line spacing s, a core height h, and a gap g of 60 µm, 40 µm, and 25 µm, 
respectively, have been used. The thickness t of the metal layers is 10 µm and the line 
width w of the coil is 20 µm. Since the skin depths of copper at 1 GHz and 10 GHz are 
approximately 2 µm and 0.66 µm, respectively, the designed w and t are not a limiting 
factor for high-Q inductors. In addition, inductors with varying numbers of turns and 
varying solenoid core width wc have been analyzed. To enable electrical probing of the 
test inductors, extended pads are designed since the inductor structure itself will be 
inaccessibly embedded in epoxy. 
The inductor fabrication process is based on negative tone photosensitive epoxy 
(SU-8, Microchem, Inc.), negative photoresist (NR9-8000, Futurrex, Inc.), and copper 
(Cu) electroplating. The fabrication processes for test inductors and for inductors 
fabricated on CMOS circuitry differ slightly. For the test inductors, the first layer is 
copper and is patterned to form grounds in a ground-signal-ground (G-S-G) configuration 
as well as to form the extended pad connection. For the CMOS integrated inductors, the 
first layer is made of chromium/gold (Cr/Au) and is in contact with a CMOS aluminum 
(Al) pad. The rest of the process is the same for both inductors. The fabrication process 
for the inductor on CMOS is described in Figure 5.2. 
Referring to Figure 5.2a, a Cr/Au pad layer (200 Å / 3000 Å) is deposited and 
patterned on the CMOS chip using a standard lift-off process. This layer serves as a 
contact layer between the CMOS circuitry and the inductors, and also protects the CMOS 
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probe pads from the acidic Cu electroplating bath. An SU-8 epoxy layer (25 µm) is spin-
coated and patterned for the first via definition (Figure 5.2b). After seed layers (Ti/Cu/Ti) 
are deposited using a DC-sputterer, a thick (10 µm) negative photoresist NR9-8000 is 
spin coated and patterned for the lower metal layer and the first via hole (Figure 5.2c). 
Two metal layers (the first via hole and the coil lower metal layer) are formed 
simultaneously with a single electroplating step. After the first electroplating, the 
  
Ti/Cu/TiNegative PR
 First electroplated Cu 
Second  
electroplated Cu   
Si   













Figure 5.2. Fabrication process for the inductor on CMOS.  
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photoresist mold and seed layers are removed, but the SU-8 mold surrounding the via as 
well as the electroplated Cu structure remains. Note that both the via post and the SU-8 
mold mechanically support the entire solenoid coil thereafter (Figure 5.2d). Steps (b) 
through (d) are repeated for the next via (40 µm thick) and the coil upper metal layer.  
Note that the core of the embedded inductor is filled with SU-8 (Figure 5.2e). Since the 
core of the inductor has already been filled, and is mechanically robust, the inductance 
and Q-factor of the inductor are not expected to change after a subsequent packaging 
process, such as plastic injection molding. However, the electrical properties of the epoxy 
may influence the inductor properties in this configuration.  
Figure 5.3 shows photomicrographs of fabricated test inductors. An inductor 
‘library’ consisting of deices with various number of coil turns (3, 6, 9, and 12) and 
various core width (100 µm, 200 µm, 300 µm, and 400 µm) is shown in Figure 5.3a. 
(Note that the inductors with 400 µm core width are not captured in this figure due to a 
limited camera span). A top view and an oblique view of a 6 turn inductor with core 
width of 300 µm are shown in Figure 5.3b and 5.3c, respectively. Since epoxy is 
transparent, the embedded metal part as well as the exposed metal part can be seen. The 
brighter and the darker metal parts in Figure 5.3b are exposed metal and embedded metal 
portions, respectively.  
Figures 5.4a and 5.4b show SEM views of a fabricated 6 turn embedded inductor. In 
Figure 5.4a, the exposed metal probe pads and upper metal of the coil can be seen while 
the embedded part cannot because the electron beam does not penetrate through the SU-8 
epoxy to give an image. Note that the SEM image has been taken without applying a thin 
metal coating over the structure in this case and the nonuniform charge distribution 
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results in a discoloration on the SU-8 surface. Figure 5.4b shows an SEM view of the 
device after the embedding epoxy has been etched away for clarity. The solenoid coil is 








Figure 5.3. Photomicrograph of fabricated inductors: (a) A set of inductor library; 




s) is 80 µm, and the height of the solenoid core hc (= h+ t) (i.e., the distance between the 
center of the lower metal layer of the coil and the center of the upper metal layer of the 










Figure 5.4. SEM images of the fabricated 6-turn embedded test inductor: (a)
Embedded; (b) After removal of SU-8. 
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5.1.1.2.  Test Inductor Results 
 
S-parameter measurement is carried out in the frequency range of 100 MHz to 10 
GHz using HP8510C vector network analyzer with standard air coplanar G-S-G probe 
tips (150 µm pitch) of Cascade Microtech’s after a standard SOLT calibration. 
Inductance and Q-factor are extracted from the measured S-parameters.  
Figure 5.5 shows the measured inductance and Q-factor of an embedded test 
inductor with 6 turns and a core width, wc, of 400 µm. The peak Q-factor and inductance 
at 4.5 GHz are 20.5 and 2.6 nH, respectively. The measured data have been compared 
with MEMCAD simulation results for the same geometry. The inductance results of 




































Figure 5.5. Measured inductance (diamonds) and Q-factor (squares) of an embedded 
test inductor (6 turns and 400 µm core width) The solid line is a simulation of the 
inductance using MEMCAD. 
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The inductance for an ideal solenoid coil can be expressed in Equation 5.1.  
 
where N is the number of turns, µc is the core permeability, wc is the core width, hc is the 
core height, and lc is the core length. The micromachined solenoid-type inductor is not 
ideal in the sense that the core is not cylindrical in shape and the wire is not wound 
closely enough to have the magnetic flux only inside the core. In addition, the geometric 
constraint of a single coil winding yields a linear relationship between pitch and core 
length such as lc=N p. As a result, the inductance for the micromachined solenoid-type 
inductors can be written as Equation 5.2:  
 
where κ is a constant of proportionality which is determined experimentally, and the 
geometric substitution lc=N p, where p is the turn-to-turn pitch, has been made.  
Figure 5.6 shows the measured inductance and Q-factor, and simulated inductance, 
of 6-turn inductors at 4.5 GHz as a function of core width (100 µm, 200 µm, 300 µm, and 
400 µm). The inductance values calculated from Equation 5.2 are plotted with 
proportionality constant of 1.35, which gives good agreement with measured data. A 
similar analysis for number of turns is shown in Figure 5.7, with a proportionality 
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Figure 5.6. Measured inductance and Q-factor at 4.5 GHz of 6-turn embedded test 
inductors as a function of core width. Simulation (solid line) and Equation 5.2 






































Figure 5.7. Measured inductance (diamonds) and Q-factor (squares) at 4.5 GHz of 
200 µm wide embedded test inductors as a function of number of turns. The data are 
compared with simulation (solid line) and Equation 5.2 (dashed line). 
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5.1.1.3.  Integrated CMOS Power Amplifier Results 
 
A CMOS power amplifier (PA) with a single-stage common-source topology was 
designed as a test vehicle for the embedded inductors. The schematic diagram of the 
amplifier is shown in Figure 5.8 [99]. The design utilizes four micromachined inductors 
and one integrated spiral inductor. The amplifier was fabricated using a 0.24-µm CMOS 
foundry technology. The die area of the amplifier is 1,860x1,180 µm2. Following the 
foundry fabrication, the four embedded micromachined inductors were fabricated on the 
CMOS chip as described above.  Figure 5.9 shows an optical photomicrograph of the 
power amplifier with the integrated embedded inductors.  
Figure 5.10 shows the measurement equipment and test setup for characterization of 
the PA which has been integrated with the micromachined inductors.  Measurement was 










Network Analyzer, a Cascade Microtech probe station, a power supply, and a software 
suite comprised of HP Advanced Design Systems (HPADS) are used for the 
measurement and data extraction.  
As the first step, a DC test to confirm functionality of the power amplifier was 
carried out with drain voltage Vdd of 2.5 V and gate voltage of 1 V in Figure 5.8. A 
resultant drain current of 180 mA has been obtained, which is reasonable. However, 
when an RF input signal of 10 dBm was applied at a frequency of 2.5 GHz, a reduced 
maximum output power of 6.5 dBm has been obtained, resulting in negative gain. To 
further investigate this performance, the on-chip input matching network inductors (input 
and output) were opened using a laser cutter, leaving only the load inductor.  In this 










configuration, the amplifier was connected to external matching network. Upon a new 
test (Figure 5.11), the power amplifier with integrated load inductor shows a gain of 6.7 
dB and a 20 % maximum power added efficiency (PAE) when it is driven at 0.8GHz, 
with a power supply voltage Vdd of 2.5 V and a gate DC bias Vg of 0.95 V. Even though it 
has not been operated at the desired frequency, these results indicated that the embedded 































































Figure 5.11. Test results of power amplifier with integrated embedded inductors at 
0.8GHz: (a) Output power vs. Load output; (b) Output power, gain, and Power 
Added Efficiency (PAE) of the power amplifier.  
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5.1.2. High-Aspect-Ratio Inductor Using Epoxy Core Conductor 
 
Most previously reported integrated 3-D RF inductors have typically been fabricated 
using plating through photoresist molds. However, the ratio of coil height to turn-to-turn 
pitch in many of these devices is relatively low due to difficulties in forming and filling 
extremely small, high-aspect-ratio via holes. The low profile coil suffers from magnetic 
flux leakage between relatively wide conductor line spaces, which can result in a 
decrease in Q-factor. Increased core height, leading to geometry closer to an ideal 
solenoid, should yield more ideal performance. In addition, the conventional integrated 
solenoid inductors consisted of at least three discrete layers: lower electrode, via, and 
upper electrode.  This construction not only leads to an increased number of 
electrodeposition steps, but also has the potential for increased via resistance and/or 
mechanical weakness at each interface. 
In this section, a tall high-aspect-ratio solenoid inductor is fabricated using the 
epoxy-core conductor technique introduced in Chapter 3. After forming a solenoid 
backbone structure out of SU-8 epoxy, the SU-8 backbone structure is then selectively 
covered in a single electrodeposition step to provide the electrical path. This column 
formation technique is combined with a double exposure and single development 
technique described in Chapter 3 to form laterally-extended bridges on top of columns. 
Thus, SU-8 column and bridge formation followed by metal coating is used to realize 
inductors with high-aspect-ratio (up to 10:1) interconnect between lower and upper 
conductors. With this geometry, a large inductance in the same number of turns is 
obtained, and the device is geometrically closer to an ideal solenoid inductor.  
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It should be noted that due to the skin effect, as long as the metal coating is large in 
thickness compared with the skin depth at the operating frequencies of interest, no 
degradation of conductivity is expected in epoxy-core structures compared with solid 
counterparts.  This approach is also potentially of interest for other RF MEMS 
applications, such as transformers, switches, and antennas.  
 
5.1.2.1.  Fabrication 
 
The fabrication process is described in Figure 5.12. In order to selectively coat metal 
only on the SU-8 column, bridge, and bottom electrode definition area, three foundation 
layers are deposited on a glass substrate: a chromium/gold (20 nm / 100 nm thick) 
electrical contact layer for electroplating; a silicon dioxide (1000 nm thick) passivation 
layer; and a titanium/copper/titanium (Ti/Cu/Ti, 30 nm / 1000 nm / 30 nm) as a sacrificial 
layer for selective seed layer definition. The Ti/Cu/Ti and silicon dioxide layers are 
patterned for bottom electrode definition (Figure 5.12.1). A single SU-8 layer is coated 
and soft baked, where the thickness of the SU-8 layer becomes height of the inductor. A 
large optical dose is applied through the column mask and post-exposure baked at 95°C 
on a hot plate (Figure 5.12.2). Prior to development, a small optical dose is applied 
through the lateral bridge mask, and the structure is post-exposure baked at 95°C in an 
oven. After these two-step exposures and bakes, the SU-8 has the desired top bridge 
portion cross-linked at the top of the cross-linked columns (Figure 5.12.3). Developing 
the SU8 leaves the column and bridge. After curing the released structure in a 100°C 





Figure 5.12. Fabrication process of high-aspect-ratio inductor using epoxy-core 
conductor. 
as the seed layer for subsequent electroplating (Figure 5.12.4). Removal of the 
previously-deposited copper and titanium layers leaves the Cr/Au seed layers only on the 
surface of the SU-8 structure and the bottom electrode area. Copper/gold layers are then 
electroplated in sequence to a thickness of 10 - 15 microns (Figure 5.12.5). Removal of 
the passivation silicon dioxide and initial chromium/gold layer in sequence isolates the 
structure to complete the process (Figure 5.12.6).  
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5.1.2.2.  Experiment and Results 
 
Test structures are fabricated on a glass substrate. Fabricated SU-8 core structures 
prior to metal deposition and after metal coating to form solenoid inductors are shown in 
Figure 5.13a and 5.13b, respectively. The height of the inductors is approximately 0.5 
millimeter and copper and gold are electrodeposited in sequence to thicknesses of 14 µm 
and 1 µm, respectively, in order to form electrical inductor path. Random metal bump 
growth through pin holes of the PECVD oxide layer has been observed on the substrate 
during the electroplating. These undesired metal bumps can cause some structures to be 
shorted. The metal bumps have been removed through an extended substrate etch in 
dilute HF, which may have contributed to the rough substrate surface in Figure 5.13b.  
Two single-turn inductors, one 500 µm tall with a 600 µm core width, and one 900 
µm tall and 600 µm in core width, are shown in Figure 5.14. S-parameter measurement is 
carried out in the frequency range of 100 MHz to 10 GHz using an HP8510C vector 
network analyzer with standard air coplanar G-S-G probe tips (150 µm pitch) of Cascade 
Microtech after a standard SOLT calibration. Inductance and Q-factor are extracted from 
the measured S-parameters. The obtained inductance and Q-factor as a function of 
frequency is shown in Figure 5.15. The 900 µm device shows an inductance and a 
maximum Q-factor of 1.17 nH and 84 (at 2.6 GHz), respectively, while the 500 µm 
device shows an inductance and a maximum Q-factor of 0.77 nH and 85 (at 2.5 GHz), 
respectively. The relatively large Q-factors indicate that the RF performance of these 















Figure 5.13. Fabricated structure: (a) Fabricated SU-8 core structures prior to 
metal deposition; (b) After metal coating to form solenoid inductors.  Note that the 






























Figure 5.15. Inductance and Q-factor for two single turn inductors. 
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5.2. RF Tunable Capacitors  
 
While research for ferroelectric materials has progressed over last century, it is quite 
recently that thin-film ferroelectric materials have begun to be used for practical RF 
applications [100, 101]. Among various ferroelectric materials, barium strontium titanate, 
Ba1-xSrxTiO3 (BST), is a very attractive RF tunable material due to its large field-
dependent permittivity, high dielectric constant, large breakdown voltage, and relatively 
low loss tangent. In addition, variable capacitors created from this material have no 
junction noise and have no preferred polarity compared to semiconductor varactor diodes 
[34, 35]. By using these advantageous properties of BST, a number of advanced high 
frequency tunable capacitors have been successfully demonstrated and integrated into RF 
components, such as phase shifters and RF filters [32, 36, 102, 103].  
In this section, a simple narrow gap ferroelectric capacitor and a reduced 
intermodulation distortion (IMD) capacitor are designed and implemented.  
  
5.2.1. BST Gap Capacitor with Low-Loss Conductor [73] 
 
As for the ferroelectric material deposition, there are several methods reported (RF 
sputtering, MOCVD, CCVD, sol-gel, or pulsed laser ablation etc.) [34, 43-45, 105] and 
the electrical properties of tunable devices are known to vary with each method. In 
addition, since gap capacitors are finalized with metallization and photolithography-based 
patterning steps, the electrical performance of an interdigitated gap capacitor is dependent 
on the electrode patterning and its geometry. In this thesis, the material deposition 
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approach is fixed, and emphasis is placed on optimal metallization architectures and 
approaches to obtain improved electrical properties of the gap capacitor.  
Because dielectric tunability of a ferroelectric capacitor increases with electric field, 
small gaps between electrodes are necessary for high tunability for a given bias voltage. 
A thick electrode is, also, preferred for reducing RF conductor loss. However, it is often 
difficult to fabricate tall and narrow gap electrodes, due in part to the general difficulties 
of high aspect ratio photoresist mold formation with required pattern resolution. 
Therefore, a critical challenge in the fabrication of these same-surface interdigitated 
electrodes is maintaining narrow gaps for high tunability, while simultaneously forming 
thick electrodes to minimize RF loss.  
In this section, we describe the fabrication of a highly-tunable capacitor based on 
barium strontium titanate (BST:BaxSr1-xTiO3) ferroelectric thin films which have been 
epitaxially grown on transparent sapphire substrates. A single mask process and a 
repeatable self-alignment technique using reverse side exposure through the transparent 
substrate introduced in Chapter 3 are employed to achieve both narrow gaps and thick 
electrodes. An additional benefit of the process is that the BST is passivated from 
aggressive processing conditions, thereby maintaining its properties.  
 
5.2.1.1.  Fabrication 
 
Figure 5.16 shows a structural schematic of an interdigitated gap capacitor 
architecture. Two electrodes with thickness te and gap g are placed on top of high 










Figure 5.16. Structural schematic of an interdigitated gap capacitor on barium 
strontium titanate (BST) on sapphire substrate. 
for high tunability with given bias voltage and is targeted to 1~2 µm in width. To reduce 
RF conductor loss, the electrode thickness te is targeted to be 2 µm, which is about one 
skin depth of copper at 1 GHz. The fabrication process follows in Figure 5.17. BST is 
grown to a thickness of approximately 0.5 µm thick on single-crystal alumina sapphire 
substrates using combustion chemical vapor deposition (CCVD) at nGimat, Inc. This 
technique allows epitaxial growth of BST in non-vacuum conditions.  Negative tone 
photoresist (NR9_100PY, Futurrex, Inc.) is spin-coated on the BST film and patterned. In 
a lift-off process, first metal layers (Cr/Cu/Au, 200 Å / 2000 Å / 150 Å) are deposited and 
the photoresist removed (a). Chromium is used as an adhesion layer between the substrate 
and the subsequently-deposited copper layer, and the top gold layer is for oxidation 
protection. A second negative photoresist (NR9_1500, Futurrex) is then spin-coated and 
baked. The photoresist is then exposed from the reverse side. Since the sapphire substrate 
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is transparent, a negative photoresist is used, and since the first metal layer is opaque, a 
self-aligned mold is opened over the first deposited metal layer (b).  This mold can then 
be filled either using electroplating or subsequent lift-off steps to create thick, self-
aligned electrodes. In this work, multiple lift-off processes are employed. Ti/Cu/Au (100 
Å / 8000 Å / 150 Å) is deposited using a standard lift-off process followed by photoresist 
removal (c). A third metallization and lift-off has been done for further metal thickness 
and the fabrication is complete (d).  
A fabricated single digit gap capacitor with 300 µm coupling length is shown in 
Figure 5.18a, yielding 1.2 µm gap and 0.2 µm thickness after the first lift-off (Figure 
5.18b), and 1.2 µm gap and 2.2 µm thickness (1.8:1 gap aspect ratio) after the third lift-




























5.2.1.2.  Capacitance as a function of Bias Voltage  
 
Impedance for the fabricated gap capacitors is measured with Keithley 3322 LCZ 
meter at 100 kHz. The capacitance and its tunability as a function of dc bias voltage for 
the capacitor of Figure 18a (2.2 µm thick electrodes) are plotted in Figure 19. The 
capacitance is decreasing with positive bias voltage and showing hyperbolic curve 





















(b)           (c) 
 
Figure 5.18. A fabricated single digit gap capacitor: (a) 1.2 µm gap and 300 µm 
coupling length; (b) SEM picture of gap area after the first lift-off (0.2 µm thick 




of the bias voltage, it is axisymmetrically plotted to the y-axis. Voltage dependent 
capacitance C(V) and tunability T(V) (T=100×(C0-Cbias)/C0) can be expressed as Equation 
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Figure 5.19. Capacitance and tunability of a single digit gap capacitor structure (1.2
µm gap and 300 µm coupling length).  
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where Cos is non-voltage dependent offset capacitance, k a coefficient of the hyperbolic 
function, |V | the magnitude of the biasing voltage, and Vos an offset voltage to give a 
finite capacitance value at zero bias voltage.  
The coefficients (Cos, k, and Vos) are empirically determined with the measurement 
data from at least three different voltages. Capacitance and tunability from Equations 5.3 
and 5.4 for the device shown in Figure 5.18a are also plotted in Figure 5.19. Modeling 
curves show good agreement with the measurement data through all the voltage range 
(0~30V). The coefficients used for the plot are summarized in Table 5-1.  
 
Table 5-1. Coefficients for capacitance and tunability curves 
 Cos [pF] k [pF• V] Vos [V] 
Capacitor in Fig. 5.18a 0.135 4.33 11.24 
 
 
5.2.1.3.  Capacitance according to Gap 
 
Since a gap capacitor fabricated on a high dielectric layer is storing electric energy 
mostly in the dielectric beneath the gap area, its capacitance is heavily dependent on the 
fringing field between the electrodes through the dielectric. A capacitance formula is not 
easy to obtain in a simple analytic form from the geometrical dimension and its dielectric 
constant as can be done for a parallel capacitor. The capacitance for a gap capacitor, 
however, over a limited range of geometry, might be formulated in Equation 5.5 (which 
mimics the functional form of a parallel capacitor), if appropriate constants of 









= 0)(    (5.5) 
 
where α is an effective coupling length, t the thickness of the dielectric layer, g the gap 
between the electrodes, and β an effective power factor.  
A finite element analysis (ANSYS 5.6) is used in order to numercally determine α 
and β  for a given capacitor geometry,.  The geometry used for two dimensional 
electrostatic simulation is shown in Figure 5.20 and the parameters used are as follows.  
 Relative permittivity of air εair : 1  
 Relative permittivity of sapphire εsapp : 10  
  
Air ( III )  
BST  (I )   








Figure 5.20. Capacitor geometry for 2-D electric analysis. 
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 Relative permittivity of BST εBST: 800  
 Thickness of BST tBST : 0.5 µm  
 Width of electrode w : 500 µm  
 Gap g : 0.5 µm ~ 20 µm  
Electric field and electric displacement in the gap area are shown in Figure 5.21. 
While strong electric field is concentrated on the gap area symmetrically between 
electrodes regardless of upper air region and underneath substrate region in Figure 5.21a, 
strong electric displacement is displayed only in the high dielectric BST layer of the gap 
area in Figure 5.21b. More than 80% of the total stored electric energy between the 
electrodes is attributed to that area.  
Also, several capacitors with various gaps (1.2 µm, 2.5 µm, 5 µm, 10 µm, and 20 
µm) have been fabricated and their impedance measured at zero and 30 volt DC bias. 
Figure 5.22 shows the capacitance and tunability as a function of the gap. A solid line, 
square marks, and diamond marks represent the simulated capacitance with zero bias 
voltage, measured capacitance with zero bias, and measured capacitance with 30 V, 
respectively. Note that the fabricated samples have their capacitance converted to 
capacitance per unit length (pF/mm) in comparison with simulation results. The solid 









where g is in a µm unit. By comparison of Equation 5.5 and 5.6 with proper unit 





Figure 5.21. Magnified view of electric field and electric displacement distribution 





It is observed that a capacitor with a narrower gap shows a larger value than that of a 
wider gap, and its percent change for a given bias voltage shows a similar trend as well. 
Large tunability benefits from a narrow gap as expected.  
 
5.2.1.4.  Q-factor 
 
In general, all practical passive components (R, L, and C etc.) are not ideal and can 
be modeled as a combination of complex impedances with unwanted parasitics. As for a 
Figure 5.22. Capacitance and tunability according to gap: Filled squares and 
diamonds show measured capacitance, the solid line is simulated capacitance, and




capacitor, the practical model includes unwanted inductance, resistance, and dielectric 
absorption.  A typical practical model is schematically drawn as in Figure 5.23, where C 
is the ideal capacitance, Rp the parallel resistance representing dielectric loss, Resr the 
equivalent series resistance, and Ls the series parasitic inductance.  
 
The total impedance is written in Equation 5.7  
 































      (5.8)  
 
The quality factor Q is defined as the ratio of the energy stored in the device to 
energy dissipated per cycle. It is easily calculated for the passive components as shown in 










ZQ −=    (5.9) 
 
In the high frequency region, the real part of the impedance Re(Z) is dominated by 
Resr while the imaginary part Im(Z) is approximated to –1/ωC as long as the operating 
frequency is below its self-resonant frequency. Therefore, the high Q-factor can be 
achieved by suppressing its equivalent series resistance Resr existing in the radio 
frequency of interest.  
Equivalent series resistance Resr in the RF range consists of DC resistance, RF 
resistance, and contact resistance, etc. DC resistance and metal contact resistance are 
independent of frequency whereas RF resistance is a frequency dependent function due to 
 
Figure 5.24. Quality factor of gap capacitors with two different metal thicknesses:
Diamonds and squares represent q-factors for 2.2 µm thick capacitor and 0.2 µm 
thick one, respectively.  
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the skin effect at high frequency. In order to minimize its RF resistance, the conductors 
for RF devices are designed to be at least as thick as its skin depth in the frequency of 
interest. A thicker conductor than several skin depths does not have much benefit, if any, 
from its thickness at the costs of fabrication difficulty for thick conductor structure since 
the portion of the conductor much deeper than the skin depth contains very little current 
at high frequency.  
The skin depth of copper at 1 GHz is approximately 2 µm and the copper electrodes 
for the test gap capacitors are 2 µm thick or thicker. Two gap capacitors (one with 0.2 µm 
thick electrodes and the other with 2.2 µm thick ones) have been tested in the frequency 
range between 100 MHz and 5 GHz to investigate the effect of electrode thickness on Q-
factor.  
One-port scattering parameters are taken using the HP 8510 Vector Network 
Analyzer and Cascode G-S-G probe systems after its standard calibration. S-parameters 
are converted to Z- parameters and the Q-factors are calculated using Equation 5.9. The 
resultant data are plotted in Figure 5.24, where the square marks and the diamond marks 
represent Q-factor of 0.2 µm thick capacitor and 2.2 µm thick, respectively.  
By fitting Q values from Equation 5.8 and 5.9 to those from measurement in 1 GHz 
through 5 GHz (solid lines in Figure 5.24), lumped parameters in Figure 5.23 are 
determined and summarized in Table 5-2. The equivalent series resistance Resr for the 2.2 






5.2.1.5.  Multi-interdigitated Capacitor 
 
Based on the initial test structures above, a 102-finger interdigitated capacitor has 
been fabricated to demonstrate the feasibility of the proposed process for large 
capacitance with multi-interdigitated structure. Later, this structure is embedded in SU-8 
epoxy for passivation and tested.  
Since the thick conductor process uses a self-alignment technique, the multiple 
interdigitated structure does not introduce any additional process complexity. The 
capacitor is a coplanar waveguide type gap capacitor having 51-finger electrodes 100 µm 
long, 18 µm wide, and 2 µm thick between signal conductor and each ground conductor 
(Figure 5.25 shows SEM pictures of capacitor before it is embedded in SU-8). The 
overall dimension of the capacitor is 1318 µm x 550 µm and the gap is 1.5 µm.  
The structure is embedded in a 25 µm thick SU-8 epoxy layer for passivation with a 
pad opening for the probe. Before embedding, this capacitor shows 17.8 pF, 33 % 
tunability at 10 V, and a quality factor of 46 (at 10 V bias) in Figure 5.26. After 
embedding, a slight degradation in Q-factor and tunability is observed, resulting from 
additional dielectric loss due to the SU-8 layer as well as non-tunable, εr>1 SU-8 material 
filling the gap area.  The overall capacitance slightly increased due to this additional 
dielectric contribution from the SU-8. The capacitor exhibits a capacitance of 18.9 pF, 
tunability of 32 % at 10 V, and a quality factor of 39 (at 10 V bias). All measurements in 
Figure 5.26 were performed at a frequency of 100 kHz.  
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The embedded structure has been characterized at 1 GHz for RF application. It 
shows 15.9 pF of capacitance, 28.1 % of tunability at 10 V, and quality factor of 16 (at 10 













Figure 5.25. SEM images for a 102-finger interdigitated capacitor before 






Figure 5.26. Capacitance, tunability, and Q-factor vs. bias voltage for a 102-finger 
interdigitated capacitor at 100 kHz. 
 
Figure 5.27. Capacitance, tunability, and Q-factor vs. bias voltage for a 102-
interdigited capacitor at 1GHz. 
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5.2.2. Reduced IMD Tunable Ferroelectric Capacitor : Part I 
 
This section describes device implementation of a ferroelectric tunable capacitor 
based on the reduced IMD architecture introduced in Chapter 4. The capacitor has an 
additional, highly resistive DC bias structure constructed within the RF gap capacitor. In 
this section, Part I, the discussion is focused on the proof of concept for the reduced IMD 
architecture. In Part II, the discussion is extended to an IMD improvement scheme with a 
wide RF gap and multi-pair DC bias electrodes. 
 
5.2.2.1.  Fabrication 
 
For device concept verification and performance comparison, the five types of gap 
capacitors mentioned in Chapter 4.1 and in Table I (type I ~ type V) are fabricated with 
RF electrodes of 1~2 µm thickness and 12~14 µm RF gap, and DC bias electrodes of 1~2 
µm spacing and 2~3 µm electrode width. Oxide electrodes, such as indium tin oxide 
(ITO) or lanthanum strontium cobalt oxide (LSCO) of 3~10 nm thickness, are used for 
the high resistivity DC bias electrodes.  The sheet resistance of these films is in the range 
of 2~3×104 Ω/sq. Alternate highly resistive materials, such as lightly doped silicon or 
polysilicon, could also be utilized.  
Figure 5.28 shows two fabrication processes utilized in the realization of the reduced 
IMD capacitors. Figure 5.28a shows two sequential lift-off processes; the first for 
definition of the high resistivity bias electrodes, and the second for definition of the high 



















(a)      (b) 
Figure 5.28. Fabrication processes for ITO and LSCO electrode reduced IMD 
capacitors: (a) 1. BST/sapphire substrate; 2. ITO sputter deposition and  patterning 
using lift-off; 3. RF pad patterning using lift-off, (b) 1. LSCO/BST/sapphire substrate; 
2. LSCO pattering using etching; 3. RF pad patterning using lift-off process. 
 
ferroelectric thin films (450 nm thick) epitaxially grown on sapphire substrates (430 µm 
thick) using combustion chemical vapor deposition (CCVD) [105] by Microcoating 
Technologies, Inc. (MCT), Chamblee, GA, are used as a starting substrate (a/1).  To 
create the highly resistive bias structure electrodes, an indium tin oxide (ITO) layer 10 
nm in thickness is deposited and patterned using RF sputtering and lift-off (a/2). The 
measured sheet resistance of the ITO is 2~3×104  Ω/sq. Lastly, the RF conductors are 
formed using a standard lift-off process with 1µm thick copper and 0.3 µm thick gold 
(a/3). Since this process is an acid-free process, it prevents the BST layer from being 















Figure 5.29. Photomicrograph of the fabricated gap capacitors with ITO bias 
electrodes: (a) Long ABE capacitor (type IV, 14µm RF gap, 1mm RF electrode length, 
1.5µm DC bias gap, and 10 repeated bias structures), magnified unit bias electrodes 
in the inset (SEM picture); (b) Conventional narrow gap capacitor for IMD 
comparison (type II, 4µm gap and 0.5mm RF electrode length). 
 
One drawback of the above process is the necessity for a separate sputter deposition 
step for the highly resistive material.  It is known that CCVD can be utilized to deposit 
highly resistive oxides such as ITO and LSCO.  Therefore, a manufacturing advantage 
can be obtained if, e.g., an LSCO layer can be deposited directly on the BST by CCVD.  














(a)     (b) 
Figure 5.30. Scanning electron microscope (SEM) photograph of the fabricated gap 
capacitors with ITO bias electrodes: (a) Short ABE capacitor (type III); (b) Long ABE 
capacitor (type IV). 
conventional photoresists is infeasible.  Therefore, a modified process requiring etching 
of the highly resistive material is required.  
Figure 5.28b shows a fabrication process, which uses one etch and one lift-off step. 
Lanthanum strontium cobalt oxide (LSCO) is grown on top of the BST layer on the 
sapphire substrate by Microcoating Technologies using a sequential CCVD process. (b/1). 
Photoresist is patterned for DC bias electrode definition. LSCO is etched in dilute 
hydrochloric acid and the photoresist is removed (b/2). The RF conductor is formed as 
described above and shown in b/3.  
To minimize the parasitic capacitance between signal and ground lines, a shunt 
capacitor scheme was adopted using a coplanar waveguide configuration. A fabricated 
device using ITO resistive electrodes is shown in Figure 5.29.  Figure 5.29a shows a long 
ABE structure (type IV) with 1 mm long RF electrodes, a 14 µm RF gap, ten repeated 
ITO bias electrode groups with 100 µm group pitch and 1.5 µm DC bias gap. Figure 
5.29b shows a conventional narrow gap capacitor (type II) with a 4 µm gap and 0.5 mm 











12 µm 3 µm 
 
Figure 5.31. Photomicrograph of the fabricated gap capacitors with LSCO bias 
electrodes: (a) Wide gap capacitor (type I); (b) Narrow gap capacitor (type II); (c) 
Long ABE capacitor (type IV); (d) Long IBE capacitor (type V). 
Since the thin ITO layer is optically transparent in visible wavelengths, scanning 
electron microscope (SEM) pictures are taken in the gap area for a clear structural 
viewgraph. Figures 5.30a and 5.30b show SEM pictures of a short ABE structure (type 
III) and a long ABE structure (type IV), respectively. The RF gaps are 14 µm wide, the 
gap of the DC bias electrode is 1.5 µm wide, and the width of the DC bias electrode is 2.5 
µm wide.  
Figure 5.31 shows gap capacitors with LSCO as a high resistivity material. Four 
different samples are shown:  (a) a conventional wide gap capacitor (type I), (b) a 
conventional narrow gap capacitor (type II), (c) a long ABE capacitor (type IV), and (d) a 
long IBE capacitor (type V), respectively. Note that LSCO is visible using an optical 
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microscope. The RF gap, the length of RF electrodes, the spacing of the DC bias 
electrode, and the width of DC bias electrode are 12 µm, 1 mm, 2 µm, and 2 µm, 
respectively. The length of the isolated electrodes is 1.2 mm.  
 
5.2.2.2.  Experiments 
 
5.2.2.2.1. Characteristics of wide gap capacitor, long ABE capacitor, 
and narrow gap capacitor  
 
It is instructive to study the RF behavior of wide gap capacitors, narrow gap 
capacitors, and one of the reduced IMD capacitors (e.g., the long ABE structure) as a 
group.  Assuming the geometries have been appropriately designed, the wide gap 
capacitor has the same capacitance and IMD behavior as the reduced IMD capacitor, but 
at greatly reduced tunability; the narrow gap capacitor has the same tunability as the 
reduced IMD capacitor, but at a greatly increased IMD.  Hence, by comparison of the 
behavior of these three capacitor types, the simultaneous high tunability and low IMD of 
the reduced IMD architecture can be clearly seen.  
The capacitance of a long ABE capacitor (type IV) fabricated using ITO and that of 
a conventional wide gap capacitor (type I) are compared as a function of frequency in 
Figure 5.32. In the low frequency region, the capacitance of the long ABE structure is 
attributed to the sum of the capacitance from RF electrodes (CRF) and that from the high 
resistivity bias electrodes (CDC) (Figure 4.1c). As the frequency increases, the impedance 




Figure 5.32. Frequency response of the capacitance for a long ABE capacitor (type 
IV) and a conventional no-bias structure (type I). In the legend, long_ABE and 
con_wide represent a long ABE capacitor (type IV) and a conventional wide gap 
capacitor (type I), respectively.  
highly resistive bias structure is not changing much due to its smaller frequency 
dependence (RDC). In the frequency range above 10 MHz, the overall impedance of the 
long ABE capacitor (type IV) is dominated by the RF path, resulting in its convergence to 
that of the conventional no-bias structure. This result demonstrates that the highly 
resistive bias line is not functioning as a capacitive component in the high frequency 
regime. Meanwhile, the capacitance of the conventional wide gap capacitor is not 
dependent on the frequency, as expected.  
A circuit simulation is carried out using SPICE and Microwave Office with the 
simplified circuit in Figure 4.1c inset to extract lumped parameter values. The simulation 
result of capacitance is also plotted in Figure 5.32 with solid line and dashed line for the 
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long ABE capacitor (type IV) and the conventional no-bias capacitor (type I), 
respectively. The extracted lumped parameters used for the simulation are summarized in 
Table 5-2.  
 
Table 5-2. Lumped parameters for a long attached-bias-electrode (ABE) capacitor (type 
IV) and a conventional gap capacitor (type I) 
 CDC RDC CRF RRF 
Long ABE capacitor 
(type IV) 
6.8pF 105Ω 0.80pF 5Ω 
Wide gap capacitor 
(type I) 
0 ∞ 0.75pF 5Ω 
 
 
The measured capacitance and quality factor for three structures (type I, type II, and 
type IV) as a function of the DC bias voltage at 2.5 GHz are shown in Figure 5.33. 
Approximate tunability (Cmax/Cmin) of 1.27 at 30V was obtained both for the narrow gap 
capacitor (type II) and the ABE capacitor (type IV), while a tunability of only 1.08 was 
obtained for the wide gap capacitor. Quality factors for all three structures were over 16 
at zero bias voltage. Note that the quality factor of the proposed bias-structure (type IV) 









    
(b) 
Figure 5.33. Comparison of a conventional wide gap capacitor (type I), a 
long ABE capacitor (type IV), and a conventional narrow gap capacitor (type 
II) as a function of the DC bias voltage at 2.5 GHz: (a) Capacitance vs. bias 
voltage; (b) Q-factor vs. bias voltage. In the legend, con_wide, long_ABE, 
and con_narrow represent a conventional wide gap capacitor (type I),long 
ABE capacitor (type IV), and conventional narrow gap capacitor (type II), 




5.2.2.2.2. Short ABE capacitor vs. long ABE capacitor  
 
The capacitance of a conventional gap capacitor (type I), a short ABE capacitor 
(type III), and a long ABE capacitor (type IV) have been measured at 100 kHz and 2.5 
GHz with zero bias and 30 V to determine and compare the frequency response and 
tunability of these structures. The measurement data are summarized in Table 5-3. While 
the conventional gap capacitor (type I) shows little frequency dependence of capacitance, 
type III and type IV show a large capacitance transition with frequency in the same 
fashion as seen in Figure 5.32. However, the tunability of the short ABE capacitor (type 
III) at 2.5 GHz is the lowest of the three structures, which implies the DC field 
perpendicular to that of the RF signal is not contributing to permittivity change in the 
direction of the RF signal. Therefore, the short ABE (type III) structure is not suitable for 
reduced IMD, high tunability capacitors.  
 
Table 5-3. Tunability comparison of a conventional gap capacitor (type I), a short 
attached-bias-electrode (ABE) capacitor (type III), and a long attached-bias-electrode 
(ABE) capacitor (type IV) at 100 KHz and 2.5GHz 
Capacitance [pF] 
Wide gap capacitor 
(type I) 
Short ABE capacitor 
(type III) 





100 kHz 2.5 GHz 100 kHz 2.5 GHz 100 kHz 2.5 GHz 
0 V 0.74 0.68 3.10 0.73 4.56 0.79 Bias 
voltage 30V 0.69 0.64 1.86 0.69 2.40 0.60 
Tunability 
(Cmax/Cmin)  




5.2.2.2.3. Long ABE capacitor vs. long IBE capacitor 
 
All of the previously-discussed capacitor architectures have two bias points at signal 
pad S and ground pad G.  The long isolated-bias-electrode (IBE) capacitor (type V) has 
two additional bias pads, V1 and V2. The introduction of these independent bias pads 
offers additional flexibility in both tuning as well as operation of the device in other 
applications.  To assess these long IBE (type V) devices, their capacitance as a function 
of various bias schemes has been measured and compared with the previously-discussed 
type I, II, and IV devices.  All of the devices characterized in this section used LSCO as 
the highly resistive material (Figure 5.31). The measured capacitance, tunability at 30 V, 
and Q-factor are summarized in Table 5-4.  
The capacitance and tunability of each architecture is slightly higher, and the Q-
factors slightly lower, than that of their ITO-based counterparts shown in Figures 5.29 
and 5.33. However, it is not clear whether this effect is intrinsic to the LSCO versus ITO, 
or whether it is due to stoichiometric BST variations between each sample.  In general, 
capacitance and tunability can be traded off against Q-factor by varying the stoichiometry 
of the BST film.  Three different bias cases are applied to the long IBE (type V) capacitor. 
From the point of view of the tuning voltage, both the signal and ground pads were at or 
near ground since the excitation level of the RF source was low. The first case has 30 V 
applied to V1, with V2 held at ground. The second case has 30 V applied to V1 and –30 
V applied to V2. The third case has 30 V applied to both V1 and V2. The second case 
shows the highest tunability (1:1.4) at 30 V, which is as high as that of the long ABE 




Table 5-4. Tunability comparison according to bias schemes 
 S[V] G[V] V1[V] V2[V] C0[pF] C30[pF] T30 
(Cmax/Cmin) 
Q 
Type I 30 0   1.0 0.9 1.11 11~13 
Type II 30 0   1.28 0.78 1.64 9~14 
Type IV 30 0   1.12 0.78 1.44 8~11 
0 0 30 0 1.28 0.96 1.33 7~8 
0 0 30 -30 1.28 0.89 1.44 7~8 
Type V 
0 0 30 30 1.28 0.97 1.32 7~9 
 
 
5.2.2.2.4. IMD Test  
 
In order to unambiguously demonstrate that the capacitor architectures discussed 
above result in high tunability while simultaneously achieving low IMD, two-tone IMD 
tests have been performed for the long ABE capacitor (type IV) and the narrow gap 
capacitor with 4 µm gap (type II used for the IMD reference) in Figure 5.29. The equal-
power input signals are separated by 50 kHz (fRF1 = 1.9 GHz, fRF2 = 1.90005 GHz). A 
cancellation setup was used in order to keep the noise-floor of RF signal at a low level, 
making it possible to measure third-order intermodulation distortion power (IM3) over a 
wide range. Figure 5.34 shows the fundamental output power and IM3 of the reference 
structure (type II) and the reduced IMD capacitor (type IV) as input power varies. At low 
input powers (below 2 dBm), the IM3 of both capacitors are close to each other, and the 
difference of IM3 of the two capacitors increases with increased input power due to the 
noise-floor of the signal. Beyond input power of 10 dBm, the difference of IM3 is 
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approximately 12 dB. The input third-order intermodulation intercept point (IIP3) is 
plotted against the input power as shown in Figure 5.35. IIP3 is calculated by measuring 
both fundamental and IM3, and applying the following formula:  
LossIMoutPLossOIPIIP −÷+=−= )231(33   (5.10) 
Approximately 6 dB improvement of IIP3 was obtained beyond the input power of 
10 dBm. The high frequency measurements at 2.5GHz and two-tone test results at 
1.9GHz are summarized in Table 5-5. Compared with the reference structure (type II), 
the same tunability and 6 dB IIP3 improvement using the reduced IMD capacitor (type IV 
or type V) can be achieved.  
 
Table 5-5. Summary of high frequency measurement at 2.5GHz and two-tone test at 
1.9GHz for IIP3 
 Wide gap 
capacitor 
Long ABE Narrow gap capacitor 
0V 30V 0V 30V 0V 30V Capacitance [pF] 
0.76 0.71 0.78 0.62 0.78 0.62 
Q-factor 19.8 25.0 17.1 25.0 18.0 28.3 
Tunability 
(Cmax/Cmin) 
1.08 1.27 1.27 






Figure 5.34. Fundamental (P1) and third order intermodulation power (P3) as a 
function of input power. In the legend, con_narrow and long_ABE represent a 





Figure 5.35. Input IP3 versus input power. In the legend, long_ABE and con_narrow 
represents a long ABE capacitor (type IV) and a conventional narrow gap capacitor 




5.2.2.3. Summary and Discussion 
 
Low IMD tunable capacitor architectures with high resistivity DC bias structures 
within the RF gap were designed, fabricated, and tested. Five gap capacitor architectures 
(two conventional gap capacitors; type I and type II, and three bias-electrode capacitors 
with high resistivity DC bias structure within an RF gap; type III, type IV, and type V) 
were characterized in detail. Thin film oxide conductors (3~10 nm thick), such as indium 
tin oxide (ITO), and lanthanum strontium cobalt oxide (LSCO) are used for high resistive 
bias electrodes with the sheet resistance of 2~3×104 Ω/sq. Long attached-bias-electrode 
capacitor (long ABE capacitor, type IV) and long isolated-bias-electrode capacitor (long 
IBE capacitor, type V) are suitable architectures for low IMD tunable capacitors. The 
long IBE capacitor (type V) has more degrees of freedom in biasing compared with the 
attached-bias-electrode capacitor. The long ABE capacitor (type IV) and the long IBE 
capacitors (type V) showed similar overall tunability (Cmax/Cmin) of 1.4 at 30V . The 
performance of the reduced IMD capacitors showed 6 dB of improvement in IMD 
performance when compared with the equivalent conventional gap capacitor design, 
where both structures showed tunability (Cmax/Cmin) of 1.27 at 30 V. From frequency 
response and impedance measurements, it was also concluded that the DC bias structure 







5.2.3. Reduced IMD Tunable Ferroelectric Capacitor : Part II 
 
An architecture and proof of concept to reduce intermodulation distortion has been 
discussed in the previous section and references [93, 94], in which approximately 6dB of 
IIP3 improvement with the proposed scheme compared to a conventional gap capacitor 
has been demonstrated. In this work, the device capability is extended to a wider gap 
device with multi-pair high resistivity electrodes to investigate further IMD improvement 
with various gaps. A usage of a different high resistivity electrode material, aluminum-
doped zinc oxide (AZO) is introduced. The frequency dependent capacitance 
parameterized by the resistivity of the high resistivity electrodes is discussed as well.  
 
5.2.3.1.  Fabrication 
 
Three gap capacitors are designed to compare architectures for reduced IMD.  The 
three geometries are shown in Figure 5.36: (a) a conventional narrow gap with both DC 
gap and RF gap 4 µm; (b) a single pair gap capacitor with a DC gap of 2 µm and an RF 
gap of 14µm; and (c) a double pair gap capacitor with a DC gap of 2 µm and an RF gap 
of 20 µm.  
Fabrication of the capacitor employs one etch and one lift-off step. An aluminum 
doped zinc oxide (AZO) material is used for the high resistivity electrodes, differing from 
the materials utilized in the last chapter, namely indium-tin-oxide (ITO) or lanthanum-
strontium-cobalt-oxide (LSCO) [94]. This change was made for manufacturing reasons as 






Figure 5.36. Three different capacitors: (a) Conventional narrow gap capacitor (type 
II), both dc bias gap and RF gap are 4 µm; (b) Single pair wide gap capacitor (type 
IV), dc bias gap is 2 µm and RF gap is 14 µm; (c) Double pair wider gap capacitor
(type IV), dc bias gap is 2 µm and RF gap is 20 µm.  
 
sapphire substrate by MicroCoating Technologies using a combustion chemical vapor 
deposition (CCVD) process [105]. AZO is patterned by etching in dilute nitric acid. The 
RF conductor is formed using a standard lift-off process.  
To minimize the parasitic capacitance between signal and ground lines, a shunt 
capacitor scheme is adopted using a coplanar waveguide configuration. A fabricated 
device using AZO resistive electrodes is shown in Figure 5.37. Figure 5.37a shows a 
fabricated wide gap capacitor with double pairs of high resistivity electrodes in the gap, 
where the RF pad is 1 mm long and the RF gap is 20 µm wide. Figure 3.37b shows ten 
repeated AZO bias electrode groups with a group pitch of 100 µm, and a DC bias gap of 
2 µm.  
Figures 5.38a and 5.38b show SEM images of the gap areas for a single pair 








Figure 5.37. Photomicrograph of reduced intermodulation distortion (IMD) gap 












Figure 5.38. SEM view of reduced intermodulation distortion (IMD) gap capacitor 








5.2.3.2. Test and Results 
 
S-parameter measurement is carried out in the frequency range of 300 kHz to 3 GHz 
using an HP8753 vector network analyzer with Cascade Microtech standard Air Coplanar 
G-S-G probe tips (150 µm pitch) after a standard SOLT calibration. Extracted 
capacitance as a function of frequency is investigated with single pair structure in Figure 
5.39. Capacitors with different AZO sheet resistances (obtained by varying the aluminum 
doping level) show different capacitance-frequency behavior as expected. A capacitor 
with higher sheet resistance (32 KΩ/sq) shows a lower frequency transition compared to 
one with lower sheet resistance (3KΩ/sq); however the capacitance of both structures in 
high frequency converges to that of a conventional wide gap with no high resistivity 
electrodes in it.  
Capacitance, tunability, and Q-factor for a conventional narrow gap structure, a 
single pair gap structure, and a double pair gap structure in Figure 5.36 are characterized 
at 2.5 GHz and summarized in Table 5-6. Capacitance of three devices is in the range of 
0.54~0.62 pF with a zero bias voltage. The capacitance is decreasing with an increased 
applied bias voltage. Tunability (T≡100x(Cmax-Cmin)/Cmax) is approximately 21 % with a 
DC bias of 30 V regardless of RF gap because the dc bias line pitch (which controls the 
DC tunability) is approximately 4 µm for all three devices. A slight degradation of Q-
factor with number of pairs is observed.  
A two-tone cancellation test for IMD characteristics has been performed at 1.9 GHz 
with the tone spacing of 100 kHz for the three devices. Fundamental (P1) and third-order 



































Figure 5.39. Capacitance according to operating frequency with different AZO 
resistivity bias lines: diamond mark represents a single pair device with sheet 
resistance of AZO 3 KΩ/sq and square mark with 32 KΩ/sq while triangle is for a
capacitor without bias lines. 
 
third-order intermodulation distortion power (IM3) is plotted in Figure 5.40. It is 
converted to a third-order input intercept point (IIP3) according to input power. 
Compared to a narrow gap device with 4 µm RF gap, a single pair device with 14 µm RF 
gap, and the double pair device with 20µm RF gap, third-order harmonics are decreasing 
as the RF gap width increases. In particular, the third order harmonic output level of the 
double pair device is quite small due to its wide RF gap and is very close to a noise floor 
in the low input power. Calculated IIP3’s from Figure 5.40 for all three devices are 
summarized in Table 5-6. The IMD improvement of a single pair structure and a double 



























Figure 5.40. Third order intermodulation distortion power (P3) with different 
geometry as a function of input power. 
 
 
Table 5-6. Summary of high frequency measurement at 2.5 GHz and two-tone test for 









Bias voltage [V] 0 30 0 30 0 30 
Capacitance [pF] 0.58 0.46 0.62 0.49 0.54 0.42 
Q-factor 21 48 16 28 13 23 
Tunability [%] 20.7 20.9 22.2 





5.2.3.3.  Summary and Discussion 
 
Intermodulation distortion (IMD) improvement has been demonstrated with three 
devices: a conventional narrow gap capacitor, a single pair gap capacitor, and a double 
pair gap capacitor. A 14 µm gap and a 20 µm gap capacitor show better IMD 
performance compared by a 4 µm gap capacitor by 6 dB and 15 dB, respectively, while 
the tunability is approximately 21 % at 30 V for all three devices with narrowly spaced 
multi-pair high resistivity dc electrodes in it. Aluminum doped zinc oxide (AZO) is used 
for a high resistivity electrode material. A capacitor with higher sheet resistance of AZO 


















Figure 5.41. A tunable LC module schematic. 
5.3. RF Compact Tunable LC Module 
 
In this section, a distributed gap capacitor is fabricated on top of a ferroelectric 
material in a spiral inductor shape, by which a compact tunable LC module is formed.  
 
5.3.1. Design and Fabrication 
 
A schematic view of the generic tunable LC module characterized in this work is 
shown in Figure 5.41. The structure consists of an extended gap capacitor, which 
functionally has the structure discussed in previous sections, with the additional feature 
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that the extended gap capacitor is wound in the shape of an inductive coil, thereby 
bringing the self-resonant frequency of the structure into the RF frequency range of 
interest.  Since the capacitor dielectric is tunable, this self-resonant frequency can be 
controlled by altering the voltage across the extended gap capacitor.  In this way, a single 
filter can be formed simply by appropriate alteration of the geometry of the gap capacitor. 
Three LC modules based on this generic structure have been designed. As shown in 
Figure 4.5b, each structure consists of a narrow gap capacitor portion with a length of l1, 
and a non-capacitor portion with lengths of l2, and l3. The overall device footprint is 460 
µm by 420 µm for all devices. Their dimensions are summarized in Table 5-7.  
 
Table 5-7. Tunable LC module geometry 
 LC I LC II LC III 
l1 [µm] 3440 2080 1040 
l2 [µm] 1700 3060 4100 
l3 [µm] 560 560 560 
 
 
The fabrication process is detailed in Figure 5.42. Epitaxially grown BST on 
sapphire is used as a substrate (deposition is done by combustion chemical vapor 
deposition (CCVD) at Microcoating Technology Inc.). A gap capacitor with a gap of 1.5 
µm, a width of 10 µm, and an electrode thickness of 2.5 µm and a spiral inductor portion 
are patterned using a lift-off process. Thick metal electrodes with a narrow gap are 
employed to reduce conductor loss, fabricated using a low-loss conductor fabrication 






Figure 5.42. Fabrication process of a compact tunable LC module. 
is patterned for vias, followed by a conformal seed layer deposition of titanium/copper 
with DC sputtering. The second photoresist is patterned for bridge formation (b). Copper 
and gold electrodeposition is performed in sequence. The photoresist layers and the seed 
layers are removed sequentially to complete the devices (c).  
A fabricated tunable LC module is shown in Figure 5.43. The device area is 420 µm 
by 460 µm. The narrow gap, the electrode width, and the space between electrodes are 






(a)     (b) 
Figure 5.43. Tunable LC module fabricated on a BST coated sapphire substrate: (a) 






After a standard SOLT 2-port calibration using HP 8510 vector network analyzer 
and a probe station, s-parameters are measured with three devices. The effective 
capacitance is plotted in Figure 5.44. The capacitance and the resonance frequency for 
the LC I, LC II, and LC III are 5.74pF, 3.51pF, and 1.91pF, and 874 MHz, 1.15 GHz, and 
1.65 GHz, respectively.  
Capacitance as a function of coupling length is shown in Figure 5.45. Linear fitting 
shows capacitance per unit length of 1.7pF/mm. The lumped parameter for the equivalent 





































Table 5-8. Lumped parameters of equivalent circuits for three fabricated LC modules 
 LC I LC II LC III 
Req [Ω] 5.03 5.98 8.09 
Leq [nH] 5.78 5.46 4.88 
C [pF] 5.74 3.51 1.91 
f0 [GHz] 0.874 1.15 1.65 
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Figure 5.45. Capacitance as a function of the coupling length. 
 
Figure 5.46 shows capacitance and tunability as a function of DC bias voltage at 300 
MHz. Tunability [%] (=100X(CV-C0)/C0) is approximately 44 % at a bias voltage of 30 V.  
As capacitance decreases with DC bias voltage, the resonance frequency increases 
correspondingly. Figure 5.47 shows the resonance frequency change according to the DC 
bias voltage. The resonance frequency shows approximately linear dependence on the DC 
bias voltage. The frequency shift rate is approximately 1.1 %/V for all three devices. 
Tunability and frequency shift at 30 V is summarized in Table 5-9.  
 
Table 5-9. Tunability and resonance frequency change at 30 V 
 LC I LC II LC III 
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5.3.3. Summary and Discussion  
 
An area-effective architecture to create a tunable LC module from tunable gap 
capacitors is proposed by using a distributed ferroelectric gap capacitor patterned in an 
inductive shape. Three LC modules are designed, fabricated, and tested based on this 
architecture. The gap capacitor and inductor path are simultaneously fabricated. The 
device area is 460µm by 420µm. The resonance frequency is controllable by changing 
the capacitor coupling length with the overall footprint fixed. The linear resonance 
frequency shift is observed with DC bias up to 30 V. Frequency shift rate is 
















5.4. W-band monopole antennas  
 
Millimeter-wave (MMW) devices are highly valued for their ability to provide very-
broad-bandwidth wireless communication in both space and terrestrial applications.  
Examples include satellite, radar, mobile collision detection, imaging, and indoor local 
communications [4, 5]. One of the key components for a wireless millimeter wave system 
is its radiating structure, i.e., its antenna. Currently, planar MMW antennas such as 
microstrip antennas or printed-circuit patch antennas are widely used due to their ease of 
manufacture, low cost, simple fabrication, and relative ease of integration with 
monolithic systems. However, patch antennas can suffer from relatively narrow 
bandwidth, substrate dielectric loss, mutual coupling with their substrate, and surface 
wave perturbation issues [7]. Although wire antennas (e.g., dipole or monopole antennas) 
or cavity antennas can be considered as alternatives to printed-circuit patch antennas 
because of their broad bandwidth, low loss, and reduced dependence on substrate, 
fabrication difficulty has prevented them from being efficiently implemented in a cost 
effective, integrated fashion.  
Now we are at a unique intersection point in time in which increases in operation 
frequencies of RF systems have pushed characteristic sizes of RF subelements small 
enough, and advances in fabrication technologies have pushed achievable thicknesses of 
surface micromachined components large enough, that an intersection has been achieved. 
Surface micromachined radiators in the 30 - 300 GHz range (millimeter wave range) are 
now feasible not only in the horizontal dimension but also in the vertical dimension, 
offering the potential to create radiating structures with better performance than, e.g., 
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conventional printed-circuit patch antennas. Surface micromachining of these devices 
also offers the advantages of substrate independence as well as ease of integration with 
chips or substrates. The purpose of this work is to illustrate the capability of surface 
micromachining to create radiating structures for MMW applications.  
An electromagnetic wave propagating through a good conductor attenuates very 
quickly in the depth direction of the conductor; the resultant electric current flows 
through the outermost portion of the conductor. Therefore, thin (micron-scale) metal 
layers deposited on three-dimensional (3-D) epoxy backbones should be sufficient to 
create RF components whose electrical characteristics are equivalent to those of their 
solid metal counterparts. This concept has been demonstrated previous section for non-
radiating passive elements: RF MEMS based on epoxy-core conductors in Chapter 5.1.2 
[105], in which fabrication of a high-aspect-ratio RF inductor with height on the order of 
1 mm has been successfully demonstrated. The three-dimensionally (3-D) complex 
structures achievable using mm-thickness, photostructurable resists [74, 75, 88, 89, 91] 
can now also create attractive geometries for high frequency radiators.  
In this section, to illustrate this approach, a W-band (75 GHz ~ 110 GHz), coplanar-
waveguide (CPW)-fed, quarter-wavelength monopole antenna is designed, fabricated, 
and characterized. This antenna has several unique properties. First, it is fed using a 
coplanar waveguide, which provides easy connectivity to other components and ease of 
fabrication compared to a via-through-substrate approach. Second, the epoxy core 
technique is used to provide a simple and efficient methodology for the transition from 2-











  (a)           (b)  
 
 
Figure 5.48. A center-fed dipole antenna: (a) Schematic and current distribution when 
L=λ/2; (b) Radiation pattern when L=λ/2. 
achieved by a low-temperature, foundry-compatible process, fully-integrated millimeter 
wave systems are feasible.  
 
5.4.1 Half Wave Dipole and Quarter Wave Monopole 
 
A monopole antenna is considered as a dipole antenna that has been divided in half 
at its center feed point. An analysis of a quarter-wavelength monopole antenna can be 
deduced from that of a half-wavelength dipole antenna. A half wave dipole antenna is a 
resonant antenna having a standing wave over the length and zero input reactance at 
resonance, thus eliminating the need for tuning to achieve a conjugate impedance match. 
A dipole oriented along the z-axis is depicted in Figure 5.48a. It is fed at the center and 
the currents of each wire are equal in magnitude and opposite in direction. The current 
distribution along the antenna is assumed to be sinusoidal and current-distribution 
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measurements indicate that it is a good assumption as long as the antenna is thin and 
based on ideal wire made of good conductors [106]. It can be written as Equation 5.11: 
    
where Im is the peak current and β is the wave constant (=2π/λ, β2=ω2µε).  
The far-field electric and magnetic field of a dipole antenna is determined by 






where η (=(µ/ε)0.5) is the intrinsic impedance of the medium which is 120π in air.  
The θ-variation of this function determines the far-field pattern. For L=λ/2, the 
normalized far-field pattern F(θ) is written in Equation 5.14 and depicted in Figure 5.48b. 
 


















































The radiation power P is calculated by integrating the Poynting vector over the 
sphere surrounding the dipole antenna. It is expressed in simple terms for the half wave 
dipole in air as Equation 5.15:  
 
Radiation resistance Rr is then calculated from Equation 5.16.  
 
In practice, the input resistance is calculated using simple empirical formulas for 
different pole length as in Table 5-10 [107].  
 
Table 5-10. Simple formula for the input resistance of dipoles and monopoles 
Length L Input resistance of dipole [Ω] Input resistance of monopole [Ω] 
0 < L < λ/4 20 (πL/λ)2 10 (πL/λ)2 
λ/4 < L < λ/2 24.7 (πL/λ)2.4 12.35 (πL/λ)2.4 
λ/2 < L < 0.637λ 11.14 (πL/λ)4.17 5.57 (πL/λ)4.17 
 
Input impedance ZA of an ideal half wave dipole is expected to have only resistance 
term when L=λ/2, however in the real structure, the impedance has a reactance term 
attributable to its wire thickness. For example, the calculated input impedance for very 
thin dipole (not zero) using the induced emf method [106] shows a reactance term as well 
as resistance:  
)15.5()2/(5.36 2 λ== LIP m
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In fact, the dipole antenna has resonance at a slightly shorter dipole length than λ/2, 
where the reactance term is zero. As the wire thickness increases, the inductance 
contribution from the thick wire is more significant, thus the dipole should be further 
shortened to accomplish resonance.  
Table 5-11 shows approximate wire length for resonance with various wire diameter 
2a and length L [106].  
 
Table 5-11. Wire length required to achieve resonance with a half wave dipole or a quart 
wave monopole in the case of a cylindrical wire with a diameter of 2a and a length of L 






thickness class Geometry 
5000 2 0.49λ 0.245λ Very thin 
500 4 0.48λ 0.24λ Thin 
50 5 0.475λ 0.238λ Less thick 

















Figure 5.49. Schematic of a coplanar-waveguide fed quarter-wavelength monopole 
antenna.  
5.4.2 Design and Simulation 
 
To design an integrated type monopole antenna, fabrication limitations and their 
associated effect on antenna frequency must be taken into account. Limitations exist for 
both achievable aspect ratio (height to diameter ratio, h/2a in Figure 5.49) as well as 
achievable absolute monopole height corresponding to the frequency range of interest.  
The height of a quarter-wavelength monopole in W-band (75 GHz ~ 110 GHz) is in 
the range of 1 mm to 680 µm. The feasibility of tall RF conductor fabrication (up to 
1mm) with aspect ratios of 10 to 15 was demonstrated in a previous work [105]. Since 
the monopole is cylindrical with a diameter of 2a rather than an ideal wire with zero 
thickness. The non-ideal cylindrical monopole therefore has an inductive reactance term 
attributable to the nonzero width of the conductor when it is driven at the radiating 
resonance frequency of an ideal monopole of the same height. This reactance term results 
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in the non-ideal monopole having its actual resonance at a slightly lower frequency than 
that of an ideal monopole. Alternatively, if a particular resonant frequency is desired, the 
monopole length can be reduced to achieve the ideal monopole resonant frequency. The 
magnitude of this height correction depends on the aspect ratio of the cylinder [106]; for 
example, in the case of a typical fabrication-limited aspect ratio of 10, the height h of the 
‘quarter-wavelength’ monopole is given to be 0.228 λ from Table 5-11.  The height of 
the quarter-wavelength monopole required for radiation resonance in W-band is plotted 
in Figure 5.50, where the dotted line and the solid line represent an uncompensated ideal 
monopole and a compensated practical monopole with an aspect ratio of 10, respectively. 
In addition to the height corrections discussed above, it should be noted that the thicker 
the cylindrical monopole (i.e., the lower the aspect ratio), the wider its bandwidth 
becomes, and the less sharp its band-selectivity becomes.  
Although the actual radiation resistance should be calculated using methods that take 
into account parasitics, driving elements, and imperfect ground planes, it is instructive to 
consider some simplified design equations for the micromachined monopole. For a 
quarter-wavelength monopole antenna of aspect ratio less than infinity over an ideal 
ground plane, the empirical radiation resistance RA is given by Equation 5.18 from Table 
5.10:  
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Figure 5.50. Wire length for a quarter wave monopole in W-band frequency: Uncomp 
and Comp represent the quarter wave length of ideal monopole and that of thick 
cylindrical wire, respectively. The aspect ratio of wire length to diameter is 10.  
Using a fabrication-limited aspect ratio of 10, and a resultant height h of 0.228 λ, the 
predicted radiation resistance is 29.3 Ω. The ohmic resistance Rohmic of the antenna 
conductor can be calculated using Equation 5.19: 
 
        (5.19) 
  
























Figure 5.51. Monopole antenna fed through coplanar waveguide: (a) Overall view; 
(b) Top view showing geometrical parameters [108]. 
 
and ω, µ, and σ are the radian frequency, permeability of the conductor, and conductivity 
of the conductor, respectively.  
If the wire is made of gold (σ = 4.1 ×107 S/m), the surface resistance Rs at 85 GHz is 
calculated to be 0.092 Ω/sq. With h of 800 µm and a of 40 µm, Rohmic is 0.29 Ω. The 
ohmic resistance of the wire is less than 1% of the radiation resistance. Therefore, the 
antenna input resistance can be approximated by the antenna radiation resistance in 
resonance mode.  





Figure 5.52. Central conductor width of CPW according to characteristic 
impedance Zc on different substrates (gap width is fixed to 50µm) [108].  
monopole is usually fed against a large solid ground plane, which requires via fabrication 
through the substrate. Instead, here a coplanar-waveguide (CPW) feeding scheme is used 
as shown in Figure 5.51, resulting in a via-free and a low-cost solution for an integrated 
RF transceiver system.  
The characteristic impedance on silicon (εr=11.7), sapphire (εr=10), and glass 
(εr=7.8) has been calculated as a function of the normalized center conductor width, using 
the LineCal functionality of the Agilent advanced design system (ADS) and is shown in 
Figure 5.52. The gap width w is fixed to 50 µm and the ground is assumed to be infinite. 
The calculated characteristic impedance on these substrates is between 50 Ω and 60 Ω 
with a central conductor width s of 80 µm, which is appropriate for the impedance 
matching to the system (its characteristic impedance is usually 50 Ω) but may not be 
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good for antenna input impedance matching, which could be solved by CPW geometry 
optimization.  
For a more synthetic analysis, the monopole antenna and the feeding CPW line can 
be analyzed as a whole using numerical software. Input return loss and radiation pattern 
have been simulated using the Ansoft high frequency system simulator (HFSS) 9.0 with 
the parameters listed below on various substrates.  
 
The radius of ground aperture R: 110 µm 
The radius of bottom pad of monopole r: 60 µm 
Gap between the signal and the ground lines w: 50 µm 
Central conductor line width s: 80 µm 
Monopole width 2a: 80 µm 
Monopole height h: 800 µm 
CPW line length l: 1 mm 
 
The simulation results for a soda lime glass substrate are plotted in Figure 5.53. The 
monopole shows resonance at a frequency of 85GHz, and the far-field radiation pattern 
shows an omnidirectional and quite symmetric pattern, as expected.  
The characteristic impedance calculation of CPW line, return loss and radiation 











Figure 5.53. Simulation results: (a) Input return loss; (b) Radiation pattern for the 






5.4.3 Fabrication and Measurement 
 
A polymer core conductor fabrication technique has been adopted for the high-
aspect-ratio monopole structure. A photodefinable epoxy, SU-8 (Microchem, Inc.), which 
is favorable for high-aspect-ratio micro patterning, is used for the monopole backbone, 
and electroplated gold is used for the electrical conductive path. The skin depth of gold in 
the W-band (75 GHz ~ 110 GHz) is in the range of 0.30 µm to 0.24 µm. In general, 5 
times the skin depth is considered to be sufficient to minimize the RF conductor loss and 
thereby not degrade the electrical performance.  In this case a gold layer of approximately 
1.5 µm was used.  
Figure 5.54 details the fabrication process. A chromium coated soda-lime glass 
(Telic Co.) is used as a substrate. Chromium is patterned for the monopole column 
definition using standard photolithography (a). SU-8 epoxy (800 µm thick) is coated on 
the substrate to a thickness that will ultimately define the monopole height. The SU-8 is 
exposed to a UV source from the substrate side to obtain a uniform column latent pattern. 
Alternatively, a front side exposure can be used if the substrate is opaque (Si, GaAs, etc.) 
(b). The latent pattern is developed.  Metal deposition of titanium and copper using a DC 
sputterer is carried out to form a conformal seed layer. Thin SU-8 (5 µm) is spin-coated 
and patterned for the definition of the signal path as well as ground pads using proximity 
photolithography due to the uneven surface topography (c). Gold of 2 µm thickness is 
uniformly electrodeposited through the bottom mold as well as over the column surface. 
The thin SU-8, the seed layer, and the bottom chromium layer are removed sequentially 






Figure 5.54. Fabrication process for monopole. 
described above. In order to obtain more accurate bottom electrode dimensions for the 
signal and the ground lines, bottom line metallization can be performed separately from 
the monopole metallization with an additional mask step. Since the maximum 
temperature of any fabrication step is below 100 °C, the process is CMOS compatible 
and easily integrable with a variety of substrates.  Figure 5.55a and 5.55b show a 










Figure 5.55. Fabricated CPW fed monopole antenna: (a) Photomicrograph of 3X3 
monopole array; (b) An SEM image of 800µm tall monopole. 
image of a single monopole antenna, respectively. The fabricated structure is measured to 
be approximately 800 µm tall.  
An Agilent 8510C vector network analyzer connected to a Cascade GSG 150 probe 
station has been used for s-parameter measurement after a standard SOLT calibration 





Figure 5.56. Measured and simulated reflection power (S11) for a monopole with a 
pole height of 800 µm.  
 
a single monopole antenna from 50 GHz to 110 GHz. The measurements have been 
performed with a monopole with a height of 800 µm. A return loss of 16 dB was 
measured for the monopole resonating at 85 GHz. Good agreement between simulation 
and measurement is observed for the 800 µm tall sample. Radiation pattern 







5.4.4 Summary and Discussion 
 
A previously-developed epoxy core conductor fabrication concept is extended to 
millimeter wave applications with radiating structures. To demonstrate the process 
feasibility, a W-band micromachined monopole, which is vertically mounted on a glass 
substrate, is reported. A 2-D to 3-D feeding scheme is also proposed and optimized by 
simulation using a high frequency system simulator. Both the simulation and 
measurement results agree well. A return loss of 16 dB has been measured for a 
monopole of 800 µm thick, resonating at 85 GHz. This micromachined monopole, as 
well as more complex geometries based on the developed fabrication technologies, may 























6.1. Summary   
 
The research objective of this thesis was to develop electrical components for RF 
systems using 3-D MEMS fabrication technologies and advanced architectures. 
Integrated micro inductors, variable capacitors, and millimeter wave radiating structures 
were fabricated to demonstrate the feasibility and usefulness of the MEMS processes 
developed towards this end.   
In the first portion of the thesis, various surface micromachining fabrication 
techniques for 3-D structures were discussed which were based on the manipulation of 
the photodefinable epoxy SU-8 and subsequent metallization. The fabrication processes 
were categorized into 5 sections: an embedded conductor, an epoxy-core conductor, a 
reverse-side exposure process, a multi-exposure process, and an inclined exposure 
patterning. Embedded conductor technology was based on using SU-8 as a via mold and 
leaving it as a part of the final structure, by which mechanically strong and package-
 
183 
compatible metal conductors were fabricated with relative ease and short processing time, 
while simultaneously maintaining CMOS-compatibility constraints. Epoxy-core 
conductors were implemented by photopatterning epoxy as an underlying scaffold 
followed by metallization on the scaffold; using this approach, high-aspect-ratio RF 
conductors were fabricated very efficiently. Tall (~1 mm), high-aspect-ratio (~10:1) 
vertical interconnects were achieved. In the case of optically transparent substrates a 
reverse-side exposure technique gave an additional degree of freedom of patterning to the 
process, by which improved high-aspect-ratio (~20:1) photo patterning and self-
alignment patterning were facilitated. Combining this approach with substrate optics 
showed the potential for useful structures such as tapered microneedles or pillars. Multi-
exposure-single-develop techniques were used to fabricate bridges or channels. The 
thickness control for the top portion was done by control of baking steps. The usage of 
different UV sources was proposed for better thickness control. SU-8 patterning using 
inclined exposure was demonstrated for an integrated vertical screen filter. Laser ablation 
combined with inclined patterning produced more complicated 3-D structures such as 
microvasculature. Advanced 3-D structures combined with subsequent metallization (i.e. 
epoxy-core conductor) will help implement complicated RF components.   
In the second part of this thesis, two architectures were introduced for RF 
components: a reduced intermodulation distortion (IMD) capacitor and a compact tunable 
LC module. By adding separate high resistivity electrodes within a wide RF gap, low 
IMD and large tuning at low tuning voltage was achieved. Various reduced IMD 
architectures were compared and summarized. A compact tunable LC module was 
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implemented by forming a ferroelectric gap capacitor in a spiral inductor shape, by which 
the overall device footprint was reduced.  
In the third part, five RF components were fabricated using the developed 
fabrication processes and architectures: an embedded inductor; a high-aspect-ratio 
inductor using an epoxy-core conductor; a BST tunable gap capacitor with low-loss 
conductor; a reduced IMD capacitor; and a millimeter wave monopole antenna. The 
embedded inductor was implemented based on an embedded conductor. RF inductors 
with Q-factor of 15~20 and inductance of 0.8~2.6 nH at the frequency range of 1 ~ 5 
GHz on a silicon substrate were fabricated. Successful integration of embedded inductors 
on a CMOS power amplifier was demonstrated. High-aspect-ratio inductors using the 
epoxy-core conductor process were fabricated on a glass substrate. Air core inductors 
with a height of 500 µm ~ 900 µm showed Q-factor of 31 ~ 84 and inductance of 0.5 ~ 
2.5 nH at a frequency range of 1 ~ 5 GHz. A BST ferroelectric tunable capacitor was 
fabricated on a transparent sapphire substrate using a reverse-side exposure, self-
alignment technique, by which a capacitor with a narrow gap of 1.2 µm and a thick 
electrode of 2.2 µm was fabricated. The capacitor showed improved Q-factor of 21.5 at 1 
GHz compared with that of a 0.2 µm thick capacitor, 9.3 with tunability as large as 33 % 
at 10 V. Reduced IMD capacitors were fabricated to prove its concept. Fabrication 
processes with various high resistivity oxide conductors such as ITO, LSCO, AZO were 
successfully developed. The capacitors with single pair and double pair high resistivity 
structure show third-order input intercept point (IIP3) improvement of 6 dB and 15 dB 
compared to a narrow gap capacitor with tunability of 21 % at 30V for all three 
capacitors. A quarter-wave monopole antenna for W-band usage was successfully 
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fabricated using an epoxy-core conductor process. The height and the diameter of the 
monopole were 800 µm and 80 µm, respectively, radiating at 85 GHz with a return loss 
of 16 dB.  
 
6.2.  Future Work  
 
The developed fabrication processes in this thesis are believed to be useful for RF 
passive components as well as millimeter wave applications. One way to more fully 
demonstrate their usefulness is to build these devices in an integrated fashion. Since the 
demonstrated fabrication processes using 3-D polymer and metallization are all low 
temperature ones and compatible with standard Si or GaAs circuit processes, it is 
imperative to implement them with other circuitry. In this thesis, one example of 
integration with RF embedded inductors and a CMOS power amplifier has been 
demonstrated. However, additional integration examples such as high Q-factor RF 
inductor integrated on a VCO or a mixer are expected. The combination of different 
inductors and capacitors can produce many other useful devices such as a matching 
circuit, a filter, and a resonator. While a compact LC module has been introduced, further 
combination is expected. A large potential area of the developed fabrication processes is 
in the area of millimeter wave and terahertz frequencies, since the characteristic size in 
the frequency range and the implementable device size fall in the same region, i.e., 
several tens to thousands of microns. Numerous radiating structures, waveguides, or 




6.3.  Conclusions  
 
This thesis includes various 3-D fabrication techniques, architectures, and their 
applications for RF component implementation. High-aspect-ratio and complex 3-D 
fabrication techniques were developed using polymer patterning and its metallization. 
The concept of epoxy-core conductors is especially suitable for RF component 
fabrication, by which not only RF passive components but also millimeter wave 
components can be efficiently and economically fabricated. Combining it with complex 
3-D fabrication techniques make it feasible to fabricate unique and unconventional micro 
structures for millimeter wave or terahertz frequency applications. The reduced IMD 
architecture for the ferroelectric tunable capacitor provides a solution for high power 
linear RF applications. The combination of the developed fabrication technologies, with 
each other as well as with integrated circuit and electronic packaging technologies, are 
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